跳到主要內容

臺灣博碩士論文加值系統

(216.73.216.126) 您好!臺灣時間:2025/09/10 13:48
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:王柏倫
研究生(外文):Bo-Lun Wang
論文名稱:低功率CMOS參考電壓設計
論文名稱(外文):Design of CMOS Low-Power Reference Voltage
指導教授:劉偉行劉偉行引用關係
學位類別:碩士
校院名稱:國立虎尾科技大學
系所名稱:電子工程系碩士班
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2017
畢業學年度:105
語文別:中文
論文頁數:59
中文關鍵詞:低功率弱反轉區溫度係數
外文關鍵詞:low-power consumptiontemperature-coefficientweak-inversion
相關次數:
  • 被引用被引用:0
  • 點閱點閱:190
  • 評分評分:
  • 下載下載:15
  • 收藏至我的研究室書目清單書目收藏:0
本論文提出三種具有低功率消耗之CMOS參考電壓電路。第一種電路為單端輸出電壓;而第二種與第三種電路則可提供不同的輸出電壓。電路利用MOS電晶體操作於弱反轉區時低功率消耗特性,適當的組合具有正、負溫度係數的電壓,以實現低功率消耗零溫度係數之參考電壓。相較於已知電路,本論文提出之電路具有低功率消耗、架構簡單,與較少晶片面積等優點。本論文使用HSPICE電路模擬軟體以0.18微米及0.35微米製程參數進行佈局前、後模擬,並進行下線製作,模擬與量測結果皆與理論推導相符合,證明了電路的可行性。本論文所提出之低功率CMOS參考電壓設計可適用於植入式醫療儀器與各種攜帶式電子裝置。
In this thesis, three Low-Power CMOS Reference Voltage circuits have been presented. The first circuit is with single-ended output voltage, and the second and third circuit provides multiple output voltages. In the proposed circuits, MOS transistors are biased to operate in the weak inversion region to achieve the low-power consumption characteristics. Appropriate combination of the positive and the negative temperature coefficients of the voltages, the zero-temperature coefficient reference voltage can be achieved. As compared with the existed circuits, the proposed circuits benefits from its low power consumption, simple structure, and less wafer area. In this thesis, both the pre/post layout simulation and measurement results with 0.18m and 0.35m process parameters are given to show the validity of the proposed circuits. The proposed circuits can be applied to embedded medical instruments and portable electronic devices.
摘要...i
Abstract...ii
誌謝...iii
目錄...iv
表目錄...vii
圖目錄...viii
符號說明...x
第一章 緒論...1
1.1研究動機與目的...1
1.2積體電路的發展沿革...1
1.3設計流程...2
1.4研究重點...4
1.5論文架構...4
第二章 能隙參考電壓回顧...5
2.1簡介 ...5
2.2啟動電路與弱反轉區(Sub-threshold region)特性...5
2.2.1啟動電路...5
2.2.2弱反轉區...6
2.3正溫度係數與復溫度係數特性...8
2.3.1正溫度係數...8
2.3.2負溫度係數...9
2.4傳統之參考電壓電路...10
2.5傳統之MOSFET參考電壓電路...11
第三章 改良式參考電壓設計...14
3.1二階溫度係數補償單端參考電壓電路之工作原理...15
3.2二階溫度係數補償參考電壓電路之佈局前模擬結果...17
第四章 低功率參考電壓設計...19
4.1低功率參考電壓單端電路...19
4.1.1低功率參考電壓單端電路之工作原理...19
4.1.2低功率參考電壓單端電路之佈局前模擬結果...22
4.2低功率參考電壓差動電路...23
4.2.1低功率參考電壓差動電路之工作原理...23
4.2.2低功率參考電壓差動電路之佈局前模擬結果...26
第五章 佈局後模擬與量測結果...28
5.1設計流程...28
5.2電路佈局後模擬結果...30
5.2.1二階溫度係數補償單端參考電壓...30
5.2.2低功率參考電壓單端電路...33
5.2.3低功率參考電壓差動電路...35
5.3電路晶片實現與晶片量測結果...39
5.3.1二階溫度係數補償單端參考電壓...39
5.3.2低功率參考電壓單端電路...45
第六章 結論...50
參考文獻...51
Extended Abstract...54
簡歷(CV)...59
[1]K. E. Kujik, “A Precision Reference Voltage Source,” IEEE J. of Solid – State Circuits, vol. 8, pp. 222 – 226, June 1973.
[2]Chia-Wei Chang, Tien-Yu Lo, Chia-Min Chen, Kuo-Hsi Wu, and Chung-Chih Hung, “A Low-Power CMOS Voltage Reference Circuit Based On Subthreshold Operation,” 2007. IEEE International Symposium on Circuits and Systems, pp. 3844 – 3847.
[3]B. Razavi, "Design of Analogue CMOS Integrated Circuits,” McCraw-Hill Companies Inc. Boston. MA, 2001.
[4]G. Giustolisi, G. Palumbo, M. Criscione, and F. Cutrì, “A Low-Voltage Low-Power Voltage Reference Based on Subthreshold MOSFETs,” IEEE Journal of Solid State Circuits, vol. 38, No.1, pp. 151 – 154, Jan. 2003.
[5]M. H. Cheng, and Z.W. Wu, ,“Low-power low-voltage reference using peaking current mirror circuit,” ELECTRONICS LETTERS, vol. 41, No. 10, pp. 572 – 573, May. 2005.
[6]Jianping Wang, Xinquan Lai, Yushan Li, Jie Zhang, and Xiaofeng Guo, “A novel low-voltage low-power CMOS voltage reference based on subthreshold MOSFETs,” 2005. 6th International Conference On ASIC, vol.1, pp. 369 – 373, 2005.
[7]Jun He, Degang Chen, and R.Geiger, “Systematic characterization of subthreshold- mosfets-based voltage references for ultra low power low voltage applications,” 2010 53rd IEEE International Midwest Symposium on Circuits and Systems, pp. 280 – 283, 2010.
[8]S. Ramasamy, B. Venkataramani, P. Meenatchisundaram, “A low power CMOS voltage reference circuit with subthreshold MOSFETs,” 2008. International Conference on Electronic Design, pp. 1 – 6, 2008.
[9]Yilei Li, Yu Wang, Na Yan, Xi Tan, and Hao Min, “ A subthreshold MOSFET bandgap reference with ultra-low power supply voltage,” 2011 IEEE 9th International Conference on ASIC, pp. 862 – 865, 2011.
[10]Na Sun and R. Sobot, “A low-power low-voltage bandgap reference in CMOS,” 2010 23rd Canadian Conference on Electrical and Computer Engineering, pp.1 – 5, 2010.
[11]D. C. W. Ng, D. K. K. Kwong, and Ngai Wong, “A Sub-1 V, 26 W, Low-Output-Impedance CMOS Bandgap Reference With a Low Dropout or Source Follower Mode,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, No. 7, pp. 1305 – 1309, 2011.
[12]Min Tan, Fan Liu, and Fei Xiang, “A novel sub-1-V bandgap reference in 0.18µm CMOS technology ,”2011 IEEE International Conference on Anti-Counterfeiting, Security and Identification, pp. 180 – 183, 2011.
[13]Xin Ming, Ying-qian Ma, Ze-kun Zhou, and Bo Zhang, “A High-Precision Compensated CMOS Bandgap Voltage Reference Without Resistors,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, No. 10, pp. 767 – 771, 2010.
[14]C. M. Andreou, S. Koudounas, and J. Georgiou,“A Novel Wide-Temperature-Range, 3.9 ppm/ oC CMOS Bandgap Reference Circuit,” IEEE Journal of Solid-State Circuits, vol. 47, No. 2, pp. 574 – 581,2012.
[15]Ge Tao, Fu Xiansong, Niu Pingjuan, Yang Guanghua, and Gao Tiecheng, “High-performance floating output bandgap circuit,” 2010 2nd International Conference on Signal Processing Systems, vol.3, pp. V3-224 – V3-226, 2010.
[16]Neil H.E. Weste, David Harris,柯鴻禧、黃琪聰(譯),“CMOS積體電路設計概論”台灣培生教育出版股份有限公司,2007。
[17]D. F. Hilbiber,“A New Developments in IC Voltage Regulators”IEEE International Solid-State Circuits Conference, vol. VII, pp.32-33, Feb.1964.
[18]R. J. Widlar, “New Developments in IC Voltage Regulators” IEEE International Solid-State Circuits Conference, vol. XIII,pp.158-159, Fed.1970.
[19]K. E. Kuijk, “A Precision Reference Voltage Source” IEEE International Solid-State Circuits Conference, vol. 8,pp.222-226, June1973.
[20]江宗殷,“溫度補償CMOS電壓參考電路”,國立清華大學工程與系統科學研究所碩士論文,2005。
[21]P. E. Allen and D. R. Holberg, “CMOS Analog Circuit Design,” Qxford University Press, Second Edition, 2002.
[22]陳郡豪, “工作於次臨界區本體推動之低電壓低電流微型運算放大器”,國立聯合大學電子工程研究所碩士論文,2006。
[23]Y. P. Tsividis and R. W. Ulmer, “A CMOS voltage reference,” IEEE J. Solid-State Circuits, vol. SC-13, pp:774-778, Dec. 1978.
[24]P. R. Gray, P. J. Hurst, H. Lewis, and R. G. Meter, "Analysis and design of analog integrated circuits,"New York, John Wiley & Sons, Inc. 5th edition, 2009.
[25]P. Malcovati, F. Maloberti, M. Pruzzi, and C. Fiocchi, “Curvature Compensated BiCMOS Bandgap with 1 V Supply Voltage,” Proceedings of the 26rd European Solid-State Circuits Conference,pp. 7-10, 2000.
[26]Y. Tsividis, “Accurate Analyses of Temperature Effects in Ic – Vbe Characteristics with application to Bandgap references Sources,” IEEE J. Solid State Circuits, Vol. 15, pp. 1076-1084, Dec. 1980.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關期刊