本論文主旨在研究多值邏輯電路的設計與合成，多值邏輯電路的障礙模型，以及運算放大器之障礙模型。關於設計與合成的部份，吾人提出兩套方法來合成多值邏輯電路，一是混合模式CMOS電路，一是電壓模式CMOS電路，並做成積體電路晶片(IC chip)，以驗證多值邏輯電路設計之可行性。結果顯示吾人所提之兩種方法所合成之電路，比起傳統多值邏輯電路，同時兼具速度快、耗電少和面積小的優點。比起二進位的電路，混合模式CMOS電路在速度差不多的情況下，面積平均可省40%，而電壓模式CMOS電路的動態耗能約為二進位的電路的1/10，且面積平均更可省2/3。此研究證明了混合模式CMOS電路較適合做加法的運算，以及電壓模式CMOS電路較適合於低功率的應用。基於以上的考量，吾人將混合模式CMOS電路之加法器和電壓模式CMOS電路之乘法器透過CIC(晶片製作中心)製作成積體電路晶片，並且測試無誤。
　　在多值邏輯的測試部份，吾人提出了一套較為合理而且實際的多值邏輯障礙模型，針對所有的曾被提出過的電路予以分析，之後發現，在電晶體層次方面，有電流源不對稱、電流源變化和開關停滯等三種障礙可以描述大部份的障礙行為；在邏輯層次方面，有運算子視窗偏移、常數變化和輸入訊號變化等三種障礙可以描述大部份的障礙行為。根據上述之障礙行為所找出之測試圖樣將比傳統的停滯障礙之測試圖樣更為有效而且合理。
　　由於多值邏輯乃是介於類比和數位之間的一個運算系統，多值邏輯的測試方法將可被推廣而應用於類比系統的測試，所以此研究亦致力於多值邏輯在類比系統之應用，比如以多值邏輯的運算來實現類比電路之障礙模擬器。因為運算放大器(OP)為類比電路中最重要也是最基本的元件，吾人先對封閉迴路運算放大器之障礙行為進行研究，提出了一套比傳統的障礙模型較為簡便又不失其真實性的新障礙模型，以補偏電壓來描述封閉迴路運算放大器之障礙行為，其中包含有限增益，有限輸入阻抗，以及非零的輸出阻抗。另外，此障礙模型用受限電流來描述許多因速度過快，外接電阻過小或外接電容過大所引起的失常現象。經驗證此模型至少可包含92.5%的驟變型障礙和100%的參數型障礙。針對由封閉迴路運算放大器和非橋式被動原件所阻成之類比電路，使用此障礙模型進行障礙模擬，速度將可增快很多。

This dissertation studies design and synthesis for multiple-valued logic (MVL) circuits, fault models of MVL circuits, as well as the fault model for the operational amplifier. On design and synthesis, two schemes to synthesize MVL circuits are proposed: one is for the hybrid-mode circuits, the other is for the voltage-mode circuits. For both circuits, IC chips were fabricated to demonstrate their functions. The result indicates the MVL circuits synthesized by our methods have all the advantages of higher speed, lower power and smaller area than that synthesized by traditional methods. Compared with the binary circuits, the hybrid-mode circuit under the comparable speed of the binary circuit has 40% area reduction, and the voltage-mode circuit has 60% area reduction but consumes only about one-tenth of the dynamic power. This research demonstrates that the MVL hybrid mode CMOS circuit is more suitable to the addition operation and the MVL voltage mode CMOS circuit is more suitable to the lower power application. Based on the above criteria, a hybrid mode CMOS adder and a voltage mode CMOS multiplier were designed and realized in a chip through CIC (Chip Implementation Center), and their functions were verified through measurement.
On the testing of the MVL, a more reasonable and more practical fault model was proposed. Analyzing the proposed circuits, we discover that: at the transistor-level, three faults, i.e., current mirror mismatch, current source variation and switch stuck-at faults can describe the faulty behavior of the MVL circuits; and at the logic level, three faults, i.e., literal window shift, constant variation and input variation can describe the faulty behavior of the MVL systems. The test patterns derived from the above fault model are more effective and reasonable than those derived from the traditional stuck-at fault model to test the MVL circuit.
Since an MVL circuit can be viewed as an intermediate circuit between a binary circuit and an analog circuit. The practice adopted in testing of the MVL circuit can be considered to be applied to testing the analog circuit. This dissertation also studies the application of the testing of MVL circuit to the testing of the analog circuit, such as the analog fault simulation based on the MVL simulation. Since the operational amplifier (OP) is the most primitive and important building element for an analog circuit, hence, the faulty behavior of the closed-loop OP was first investigated and then a new fault model which is much simpler but without losing its validity than the traditional fault model is proposed. The proposed fault model is an offset fault model which lumps the finite gain, finite input resistance and the non-zero output resistance into an input offset of the OP which is considered to be an ideal. Moreover, the fault model also contains elements which is the limited-current fault to describe the output distortion of the OP when too large a current is required to be drawn from the OP due to too small an external resistance or too large an external capacitance is connected to the OP or a signal of too a high speed is applied to the OP. This offset fault model is verified to be able to cover 92.5% catastrophic faults and 100% parametric faults. For this fault model, when used in fault simulation for the linear analog circuits composed of closed-loop OPs and non-bridged type passive elements, much faster speed improved can be obtained.

封面
Abstract
Acknowledgments
Table Captions
Figure Captions
Chapter 1. Introduction
Chapter 2. Synthesis of Multi-Variable MVL Functions Using Hybrid Mode CMOS Circuit
2.1 Introduction
2.2 Definitions
2.3 Hybrid Mode Design Scheme
2.4 Comparison and Discussions
2.5 Chip Measurement
2.6 Summary
Chapter 3. Synthesis of Quaternary Logic Functions Using Voltage Mode CMOS Circuit
3.1 Introduction
3.2 Voltage Mode Design Scheme
3.3 Results and Discussions
3.4 Chip Measurement
3.5 Summary
Chapter 4. Fault Models for the Multi-Valued Current Mode CMOS Circuit
4.1 Introduction
4.2 Circuit Fault
4.3 Logic Fault
4.4 Test Generation
4.5 Summary
Chapter 5. A Behavior-Level Fault Model for the Closed-Loop Operational Amplifier
5.1 Introduction
5.2 DC Fault Behavior of the Closed-Loop OP
5.3 Offset Fault Model
5.4 Limited-Current Fault Model
5.5 Verification of the Model with the Transistor Level Simulation
5.6 Distributions of m and k of Offset Faults
5.7 Closed-Form Analysis with the Fault Model
5.8 Summary
chapter 6. conclusion
References

[1] T.S Kawahito, M. Kameyama, T. Higuchi, and H. Yamada, "A high-speed compact multiplier based on multiple-valued bidirectinal current-mode circuits," Proc. of the 17th ISMVL, pp.172-180, May 1987.
[2] S.P. Onneweer, H.T. Kerkhogg, and J.T. Butler, "Structural computer-aided design of current-mode CMOS logic circuits," Proc. of the 18th ISMVL, pp21-30, May 1988.
[3] F.J Pelayo, A. Prieto, A. Lloris, and J. Ortega, "CMOS Current-mode Multivalued PLAs," IEEE Trans. Circuits and Systems, 1991, vol.38, no.4, pp.434-441.
[4] M.H. Abd-El-Barr and Z.G. Vranesic, "The incremental-cost approach for synthesis of CCD 4-valued unary functions," Intel. J. Electronics, 1989, vol. 67, no. 5, pp735-748.
[5] Y.B. Chang and J.T. Butler, "The Design of Current Mode CMOS Multiple-Valued Circuits," Proc. of the 21th ISMVL, pp. 130-138, May 1991.
[6] M.H. Abd-El-Barr M.I. Mahroos, "On the Synthesis of MVL Functions for Current-Mode CMOS Circuits Implementation," Proc. Of the 22th ISMVL, pp.221-228, May 1992.
[7] Konrad Lei and Z.G. Branesic, "Towards the Realization of 4-Valued CMOS Circuits," Proc. of the 22th ISMVL, pp.104-110, May 1992.
[8] K.Y. Fang and A.S. Wojcik, "An Approach to The Modular Design of Multiple-Valued Logic Functions," Proc. of the 12th ISMVL, pp.260-266, May 1982.
[9] W.S. Wojciechowski and A.S. Wojcik, "Automated Design of Multiple-Valued Logic Circuits by Automatic Theorem Proving Techniques," IEEE Transactions On Computers, vol. C-32, no.9, pp.785-798, September 1983.
[10] Konrad Lei and Z.G. Vranesic, "On the Synthesis of 4-Valued Current Mode CMOS Circuits," Proc. of the 21th ISMVL, pp.147-155, May 1991.
[11] P.P. Tirumalai and J.T. Butler, "Prime and Non-Prime Implacants in the Minimization of Multiple-Valued Logic Functions," Proc. of the 19th ISMVL, pp.272-279, May 1989.
[12] Takeshi Yamakawa, "CMOS Multivalued Circuits in Hybrid Mode," Proc. of the 15th ISMVL, pp.144-151, May 1985.
[13] K.W. Current, "A CMOS Quaternary Latch," Electronics Letters, vol. 25, no. 13, pp.856-858, June 1989.
[14] N.R. Shanbhag, D. Nagchoudhuri, R.E. Siferd and G.S. Visweswaran, "Quaternary Logic Circuits in 2-um CMOS Technology," IEEE JSSC, vol.25, no.3, June 1990.
[15] X.Wu, "The Theory of Clipping Voltage-Switches and Design of Quaternary nMOS Circuits," Proc. of the 22nd ISMVL, pp.119-125, May 1992.
[16] K. Navi, A. Kazeminejad and D. Etiemble, "Performance of CMOS Current Mode Full Adder," Proc. of the 24th ISMVL, pp.27-34, 1994.
[17] W. S. Chu and K. W. Current, "Quaternary Multiplier Circuit," Proc. of the 24th ISMVL, pp.15-18, 1994.
[18] Y. J. Chang and C. L. Lee, "Synthesis of Multi-Variable MVL Functions Using Hybrid Mode CMOS Logic," Proc. of the 24th ISMVL, pp.35-41, 1994.
[19] K. W. Current, "MULTIPLE VALUED LOGIC: CURRENT-MODE CMOS CIRCUITS," Proc. of the 23rd ISMVL, pp.176-181, 1993.
[20] A. K. Jain and Abd-El-Barr, "CMOS Muliple-Valued Logic Design - PART I: Circuit Implementation," IEEE Trans. On circuits and systems - I: fundamental theory and applications, vol.40, no.8, pp.503-514, 1993.
[21] Daniel Etiemble, "On the Performance of Multivalued Integrated Circuit: Past, Present and Future," Proc. of the 22nd ISMVL, pp.156-164, 1992.
[22] S. P. Onneweer and H. G. Kerkhoff, "CURRENT-MODE CMOS HIGH-RADIX CIRCUITS," Proc. of the 16th ISMVL, pp.60-69, 1986.
[23] Takeshi Yamakawa, "CMOS MULTIVALUED CIRCUITS IN HYBRID MODE," Proc. of the 15th ISMVL, pp.144-151, 1985.
[24] Y. Nagata and C. Afuso, "A Method of Test Pattern Generation for Multiple-Valued PLA''s," Proc. of the 23rd ISMVL, pp.87-91, 1993.
[25] Mou Hu, "A Four-Valued Logic and Switch-Level Differences," Proc. of the 24th ISMVL, pp.362-367, 1994.
[26] R. Drechsler, R. Krieger and B. Becker, "Random Pattern Fault Simulation in Multi-Valued Circuits," Proc. of the 25th ISMVL, pp.98-103, 1995.
[27] E. V. Dubrova, D. B. Gurov and J. C. Muzio, "The Evaluation of Full Sensitivity for Test Generation in MVL Circuits," Proc. of the 25th ISMVL, pp.104-109, 1995.
[28] E. V. Dubrova, D. B. Gurov and J. C. Muzio, "Full Sensitivity and Test Generation for Multiple-Valued Logic Circuits," Proc. of the 24th ISMVL, pp.284-288, 1994.
[29] H. M. Wang, C. L. Lee and J. E. Chen, "Complete Test Set for Multiple-Valued Logic Networks," Proc. of the 24th ISMVL, pp.289-296, 1994.
[30] T. A. Cuima and M. A. Tapia, "DIFFERENTIAL CALCULUS FOR FAULT DETECTION IN MULTIVALUED LOGIC NETWORKS," Proc. of the 17th ISMVL, pp.99-108, 1987.
[31] A. K. Jain, Abd-El-Barr, and R. J. Bolton, "Current-Mode CMOS Multiple-Valued Logic Function Realization Using a Direct Cover Algorithm," Proc. of the 25th ISMVL, pp.216-221, 1995.
[32] H. M. Wang, C. C. Lee and J. E. Chen, "Algebraic Division for Multilevel Logic Synthesis of Multi-Valued Logic Circuits," Proc. of the 24th ISMVL, pp.44-51, 1994.
[33] Y. Hata and K. Yamato, "Multiple-Valued Logic Functions Represented by TSUM, TPRODUCT, NOT and Variables," Proc. of the 23rd ISMVL, pp.222-227, 1993.
[34] R. Voorakaranam and A. Chatterjee, "Hierarchical Specification-Driven Analog Fault Modeling for Efficient Fault Simulation and Diagnosis", IEEE ITC, pp.903-912, 1997.
[35] L. Milor and V. Visvanathan, "Detection of Catastrophic Faults in Analog Integrated Circuits", IEEE Transactions on Computer-Aided Design(CAD), vol.8, no.2, pp.114-130, 1989.
[36] T. M. Sounder and G. N. Stenbakken, "A Comprehensive Approach for Modeling an Testing Analog and Mixed-Signal Devices", Proc. International Test Conference, pp.169-176, 1990.
[37] N. Nagi, A. Chatterjee, A Balivada and J. A. Abraham, "Fault-Based Automatic Test Generator for Linear Analog Circuits", Proc. International Conference on CAD, pp.88-91, 1993.
[38] T. Koskinen and P. Y. K. Cheung, "Hierarchical Tolerance Analysis Using Statistical Behavioral Models", IEEE Transactions on CAD, vol.15, no.5, pp.506-516, May 1996.
[39] S. J. Chang, C. L. Lee and J. E. Chen, "Functional Test Pattern Generation for CMOS Operational Amplifier", VLSI Test Symposium, pp.267-272, 1997.
[40] G. N. Stenbakken and T. M. Sounders, "Linear Error Modeling of Analog and Mixed-Signal Devices", Proc. International Test Conference, pp.573-581, 1991.
[41] G. N. Stenbakken and T. M. Sounders, "Developing Linear Error Models for Analog Devices", IEEE Transactions on Instrumentation and Measurement, vol.43, no.2, pp.157-163, April 1994.
[42] Y. V. Malyshenko, "Functional Fault Models for Analog Circuits", IEEE Design & Test of Computers, pp.80~85, April~June, 1998.
[43] C. C. Su, S. S. Chiang and S. J. Jou, "Impulse Response Fault Model and Fault Extraction for Functional Level Analog Circuit Diagnosis", Proc. IEEE International Conference on CAD, Session 10C-3, 1995.
[44] N. Nagi and J. A. Abraham, "Hierarchical Fault Modeling for Analog and Mixed-Signal Circuits", VLSI Test Symposium, pp.96-101, 1992.
[45] Mexiner and W. Maly, "Fault Modeling for the Testing of Mixed Integrated Circuits", Proc. International Test Conference, pp.564-572, 1991.
[46] Y. Pan, K. T. Cheng and S. Gupta, "A Comprehensive Fault Macromodel for Opamps", Proc. IEEE International Conference on CAD, pp.344-348, 1994.
[47] Y. Pan , K. T. Cheng and S. Gupta, "Fault Macromodeling and a Test Strategy for Opamps", Journal of Electronic Testing: Theory and Applications, vol.9, no.3, pp.225-235, Dec. 1996.
[48] Y. Pan , K. T. Cheng, "Fault Macromodeling for Analog/Mixed-Signal Circuits", Proc. International Test Conference, pp.913-922, 1997.
[49] Arabi, K. and B. Kaminska, "Parametric and Catastrophic Fault Coverage of Analog Circuits Using Oscillation-Test Methodology", IEEE VTS, Monterey, pp.166-171, 1997.
[50] Arabi, K. and B. Bozena, "Design for Testability of Integrated Operational Amplifier Using Oscillation Test Strategy", IEEE ICCD, Austin, pp.791-796, Oct. 1996.
[51] G. Devarayanadurg, P. Goteti, M. Soma, "Hierarchy Based Statistical Fault Simulation of Mixed-Signal ICs", International Test Conference, pp.5