為了增加積體電路元件的密度，互補式金氧半元件 (CMOS) 的隔離技術愈形重要。近年來，淺凹槽隔離技術(Shallow Trench Isolation)已被廣泛地採用以達此一目的。此外，淺凹槽隔離技術還可改善矽上局部氧化隔離技術 (LOCOS) 的特性，例如次臨限區電流突起 (subthreshold hump) ，鳥嘴 (bird's beak) ，以及場氧化層薄化效應 (field oxide thinning) 等。然而，熱載子可靠度仍是淺凹槽隔離技術元件所面臨的主要問題。
本論文將深入探討淺凹槽隔離之互補式金氧半元件的熱載子退化寬度效應。寬度較窄的元件雖然有較低的熱載子注入，但研究卻顯示窄元件有較大的熱載子退化現象。在P型元件中，吾人根據通道短化效應 (Channel Shortening) 之觀念，提出一套新的模型以解釋此一寬度效應。在熱載子加壓後，通道邊緣的短化會較中央嚴重，所以窄元件表現了較明顯的退化現象。而N型元件中， 可能導因於元件邊緣的機械應力 (Mechanical Stress) ，在通道邊緣介面狀態 (Interface State) 的產生速率較快，而造成了較大的電流退化。

To improve the packing density of integrated circuits, scaling of CMOS isolation become indispensable. Recently, the shallow-trench-isolation (STI) technology has been widely used to achieve this goal. Moreover, STI can improve the subthreshold hump, bird掇 beak, and field oxide thinning effect in LOCOS (Local Oxidation of Silicon). However, hot-carrier effect has been be a major reliability issue in a STI device.
In this thesis, width dependent hot-carrier degradation of shallow-trench-isolated MOSFET's is investigated. Smaller hot carrier injection is observed in a narrower device. However, it is shown that a narrower device causes larger drain current degradation under the same stress condition. A new model is then proposed to explain the width dependent degradation. This model is based on the channel shortening concept which can be used to explain the width dependent hot carrier degradation in PMOSFET's. It was found that the channel shortening length after device stress becomes larger at the edge of a PMOFET. Thus, a narrower PMOSFET has larger effective channel shortening length and hence a larger current degradation after stress. In the case of NMOSFET's, enhanced interface state generation was found at the STI edge. This may be due to the mechanical stress at the device edge. So, the average amount of interface states and current degradation in a narrower NMOSFET is larger after hot-carrier stress.

Contents
Chinese Abstracti
English Abstractiii
Acknowledgementsv
Contentsvi
Figure Captionsviii
Chapter 1Introduction1
Chapter 2Device Fabrication and Basic I-V Characteristics3
2.1Introduction3
2.2Device Fabrication Process3
2.3Basic I-V Characteristics4
Chapter 3Width Dependent Hot Carrier Degradation in PMOSFET掇12
3.1Introduction12
3.2Experimental Results12
3.2.1 Width Dependent Drain Current Degradation12
3.2.2 Comparison of the Impact Ionization Rate and the Gate Injection
Current 14
3.2.3 Electron Trapping Efficiency in Gate Oxide20
3.3Hot-Carrier Degradation Mechanism in Narrow Width
PMOSFET掇20
3.3.1Channel Shortening Effect23
3.3.2Width Position Dependent Channel Shortening Effect25
3.4Summary27
Chapter 4Width Dependent Hot Carrier Degradation in NMOSFET掇32
4.1Introduction32
4.2Experimental Results32
4.2.1Width Dependent Drain Current Degradation32
4.2.2Comparison of the Impact Ionization Rate35
4.3Hot-Carrier Degradation Mechanism in Narrow Width
NMOSFET掇 41
4.4Summary41
Chapter 5Conclusion46
References47

[1]A. Chatterjee, J. Esquivel, S. Nag, I. Ali, D. Rogers, K. Taylor, K. Jayner, M. Mason, D. Mercer, A. Amerasekera, T. Houston, and I. -C. Chen, 笓 shallow trench isolation study for 0.25/0.18mm CMOS厎echnologies and beyond,?in Symp. on VLSI Tech. Dig., pp.156-157, 2996.
[2]C. Hu et al., 浶ot-electron-induced MOSFET degradation-model, monitor, and improvement,?IEEE Trans. Electron Devices, vol. ED-32, p. 375, 1985.
[3]T. Wang, C. Huang, P. C. Chou, Steve S. -S. Chung, and T. -E. Chang, 浺ffects of hot carrier induced interface state generation in submicron LDD MOSFET掇,?IEEE Trans. Electron Devices, vol. ED-41, p. 1618, 1994.
[4]S. Shabde, A. Bhattacharyya, R. S. Kao, and R. S. Muller, 毣nalysis of MOSFET degradation due to hot-electron stress in terms of interface-state and fixed-charge generation,?Solid-State Electron, vol. 31, p. 1603,1988.
[5]K. R. Hofmann, C. Werner, W. Weber, and G. Dorda, 浶ot-electron and hole-emission effects in short n-cahnnel MOSFET掇,?IEEE Trans. Electron Devices, vol. ED-32, p. 691, 1985.
[6]R. B. Fair and R. C. Sun, 涆hreshold-voltage instability in MOSFET掇 due to channel hot-hole emission,?IEEE Trans. Electron Devices, vol. ED-28, p. 328, 1981.
[7]P. Heremans, R. Bellens, G. Groeseneken, and H. E. Maes, 毧onsistent model for the hot-carrier degradation in n-channel and p-channel MOSFET掇,?IEEE Trans. Electron Devices, vol. 35, p. 2194, 1988.
[8]V. Srinivasan and J. J. Barnes, 浿mall width effects on MOSFET hot-electron reliability,?in IEDM Tech. Dig., pp. 740-745, 1980.
[9]M. Bourcerie, B. S. Doyle, J. -C. Marchetaux, Alain Boudou, and H. Mingam, 浶ot-carrier stressing damage in wide and narrow LDD NMOS transistors,?IEEE Electron Device Lett., vol. 10, p. 132.
[10]Y. Nishioka, K. Ohyu, Y. Ohji, and T. P. Ma, 毧hannel length and width dependence of hot-carrier hardness in fluorinated MOSFET掇,?IEEE Electron Device Lett., vol.10, p.540, 1989.
[11]B. S. Doyle, R. S. O崟onnor, K. R. Mistry, and G. J. Grula, 毧omparison of shallow trench and LOCOS isolation for hot-carrier resistance,?IEEE Electron Device Lett., vol. 12, p. 673, 1991.
[12]K. Wu, S. Pan, D. Chin, and J. Shaw, 毧hannel length and width effects on NMOS厎ransistor degradation under constant positive gate-voltage stressing,?in IEDM Tech. Dig., pp. 735-738, 1991.
[13]G. Q. Lo, J. Ahn, D. L. Kwong, and K. K. Young, 氥ependence of hot-carrier immunity on length and channel width in NMOSFET掇 with N2O-grown gate oxides,?IEEE Electron Device Lett., p. 651, 1992.
[14]D. Chin, S. Pan, and K. Wu, 浤eometry effect on CMOS transistor stability under DC gate stress,?in Proc. IEEE IRPS, pp. 66-70, 1993.
[15]M. Nishigohri, K. Ishimaru, M. Takahashi, Y. Unno, Y. Okayama, F. Matsuoka, and M. Kinugawa, 毣nomalous hot-carrier induced degradation in very narrow channel nMOSFET掇 with STI structure,?in IEDM Tech. Dig., pp. 881-885, 1996.
[16]J. F. Chen, K. Ishimaru, and C. Hu, 浺nhanced hot-carrier induced degradation in shallow trench isolated narrow channel PMOSFET掇,?IEEE Electron Device Lett. , vol. 19, p. 332, 1998.
[17]W. Lee, S. Lee, T. Ahn, and H. Hwang, 氥egradation of hot carrier lifetime for narrow width MOSFET with shallow trench isolation,?in Proc. IEEE IRPS, pp. 259-262, 1999.
[18]I. C. Chen, M. Rodder, A. Chatterjee, and C. W. Teng, 毣 trench isolation study for deep submicron CMOS厎echnology,?in Proc. on Symp. VLSI-TSA, pp. 251-255, 1993.
[19]A. Bryant, W. Hansch, and T. Mii, 毧haracteristics of CMOS device isolation for the ULSI age,?in IEDM Tech. Dig., pp. 671-674, 1994.
[20]C. Chen, J. W. Chou, W. Lur, and S. W. Sun, 毣 novel 0.25 mm shallow trench isolation technology,?in IEDM Tech. Dig., pp. 837-840, 1996.
[21]K. K.-L. Hsueh, J. Sanchez, T. A. Demassa, and L. A. Akers, 洍nverse-narrow-width effects and small-geometry MOSFET threshold voltage model,?IEEE Tran. Electron Device, vol. 35, p. 325, 1988.
[22]B. S. Doyle, K. R. Mistry, and D. B. Jackson, 浺xamination of gradual-junction p-MOS sturctures for hot carrier control using a new lifetime extraction method,?IEEE Tran. Electron Device, vol. 39, p. 2290, 1992.
[23]C. T. Liu, E. J. Lloyd, C. P. Chang, K. P. Cheung, J. I. Coloneil, W. Y. C. Lai, R. Liu, C. S. Pai, H. Vaidya, and J. T. Clemens, 毣 new mode of hot carrier degradation in 0.18 mm CMOS technologies,?in Symp. on VLSI Tech. Dig., pp. 176-177, 1998.
[24] F. Matsuoka, H. Iwai, H. Hayashida, K. Hama, Y. Toyoshima, and K. Maeguchi, 毣nalysis of hot-carrier-induced degradation mode on pMOSFET掇,?IEEE Tran. Electron Device, vol. 37, p. 1487, 1990.
[25] B. S. Doyle and K. R. Mistry, 涆he characterization of hot-carrier damage p-Channel transistors,?IEEE Tran. Electron Device, vol. 40, 1993.