( 您好!臺灣時間:2021/03/09 16:28
字體大小: 字級放大   字級縮小   預設字形  


研究生(外文):Charles Wang
論文名稱(外文):The Construction of Modified TB Method for the Releasing and Dispatching Rule of Wafer Fabrication
指導教授(外文):D.Y. ShaC.Chiang
外文關鍵詞:wafer fabricationTB methodreleasing ruledispatching rule
  • 被引用被引用:2
  • 點閱點閱:142
  • 評分評分:系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:1
Wafer Fabrication is a highly competitive industry today. Its manufacturing process is so complex to manage. Knowing how to develop a good releasing and dispatching rule according to the production characteristic is one of most valuable know-how of a wafer fabrication factory. Being able to meet the customer''s delivery is an important competitive advantage to compete in the industry. Therefore, the main goal of this thesis is to develop a new model of production which will enable IC makers to reduce the delay about the customer''s delivery date, increase utilization of capacity with constraint resources, and lower down the wip level in the shop floor and the flow time of production.
Because the releasing rule have more influence on the performance of production than that of dispatching rule, the thesis takes a more strict releasing rule to avoid unnecessary material release. The thesis combines the releasing idea of TB method and Pull-based production control system to construct a releasing rule. It means to control the release operation by Kaban-System and two parameters, planned throughput and wip on the first layer of the constraint capacity resource.
Concerning dispatching rule, the thesis develops a dispatching rule on the base of the dispatching idea of TB method. A different dispatching model can be generated according as the workstation is a constraint resource or not. The thesis also considers some other factors, such as, the weight of the orders, and the balancing of the wip level on every layer of the constraint resource.
The findings of this research show that the new model has excellent performance on production, i.e., reducing the delay about the customer''s delivery date, increasing throughput, reducing flow time of production, lowering queuing time and the wip level.
第一章 緒論1
1.1 研究背景與動機1
1.2 研究目的2
1.3 研究範圍與限制2
1.4 研究方法3
第二章 文獻探討6
2.1 晶圓製造系統之產品特性及生管特性探討6
2.2 生產作業控制系統8
2.3 晶圓製造廠投料法則暨派工法則探討13
2.3.1 投料法則探討14
2.3.2 派工法則探討22
第三章 生產作業控制系統構建27
3.1 問題描述27
3.2 生產作業控制系統基本模型之設計27
3.2.1 投料法則的選取27
3.2.2 派工法則的選取29
3.3 模型之基本假設29
3.4 控制參數之構建30
3.4.1 計劃在製品量(wip門檻值)參數之求算30
3.4.2 累積計劃產出量(surplus門檻值)參數之求算33
3.5 投料模式之構建36
3.6 派工模式之構建42
3.6.1 限制資源之派工法則42
3.6.2 非限制資源之派工法則47
第四章 實例驗證48
4.1 基本模擬環境與資料輸入48
4.2 各項門檻值與參數值的求算49
4.3 模擬實驗說明50
4.4 模擬結果與分析50
第五章 結論與未來研究方向60
5.1 結論60
5.2 未來研究方向62
[1] Bauer, A., Bowden, Browne J., Duggan, J. and Lyone, G., Shop Floor Control Systems, Chapman & Hall, 1991。
[2] Burman, D. Y., Gurrola-Gal, F. J., Nozari, A., Sathaye, S., and Sitarik, J. P.,lassey, "Performance Analysis Techniques for IC Manufacturing Lines," AT&T Bell Labs Technical Journal,Vol.65,No.4,pp.46-57,1986。
[3] Blackstone, J. H., Capacity Management, South-Western Publishing Co., Ohio,1989。
[4] Conway, R. W., "Priority dispatching and Work-in-Process Inventory in a Job shop," Journal of Industrial Engineering, Vol.16,No.2,pp.123-130,1965。
[5] Glassey C. R., and M. G. C. Resende, "Closed-loop Job Release Control for VLSI Circuit Manufacturing," IEEE Transaction on Semiconductor Manufacturing, Vol.1,No.1,pp.36-46,1988。
[6] Glassey, C. R. and Resende, M. G. C. , "A Scheduling Rule for Job Release in Semiconductor Fabrication," Operation Research Letters, Vol.7, No.5, pp.213-217, Oct.1988b。
[7] Goldratt. E. M., The Haystack Syndrome, North River Press, Inc,1990。
[8] Goldratt E. M. and Robert. E. Fox, The Race, North River Press, Inc,1986。
[9] Jackson, J. R., "Simulation Research on Job Shop Production," Naval Research Logistics Quarerly, Vol.4,No.4,pp.287-295,1957。
[10] Kim, Y. D., "A Comparision of Dispatching Rules for Job Shop with Multiple Identical Job and Alternative Routings, "Internation Journal of Production Research, Vol.28, No.5, pp.953-962,1990。
[11] Levitt M. E., and J. A. Abraham, "Just In time Methods for Semiconductor Manufacturing," IEEE Advanced Semiconductor Manufacturing Conference,pp.3-9,1990。
[12] Lou, S. and Kager, P. W., "A Roubust Production Control Policy for VLSI Wafer Fabrication," IEEE Transactions on Semiconductor Manufacturing, Vol.2,No.4,pp.159-164, Nov.1989。
[13] Philipoom, P. R. and T. D. Fry, "The Robustness of Selected Job-Shop Dispatching Rules with Respect to Load Balance and Work-Flow Structure," Journal of the Operational Research Society,Vol.41, No.10,pp.897-906,1990。
[14] Ronen B., and Y. Spector, "Managing System Constraint:a cost/utilization approach," International Journal of Production Research,Vol.30,No.9,pp.2045-2061,1992。
[15] Schragenheim E., and B. Ronen, "Drum-Buffer-Rope:Shop Floor Control," Production and Inventory Management Journal, Third Quarter, pp.18-22,1990。
[16] Schragenheim E., and B. Ronen, "Buffer Management:A Diagnostic Tool For Production Control," Production and Inventory Management Journal ,Third Quarter,pp.74-79,1990。
[17] Spearman M. L., and D. L. Woodruff, "CONWIP:a pull alternative to kanban," International Journal of Production Research , Vol.28, No.5,pp.879-894,1990。
[18] Stever A.M., "Production Activity Control," Richard D. Irwin,Inc.,1987。
[19] Steve C.H. Lu, Deepa Ramaswamy, and P.R. Kumar, Fellow, "Efficient Scheduling Policies to Reduce Mean and Varieance of Cycle-Time in Semiconductor Manufacturing Plants," IEEE Transactions Semiconductor Manufacturing, Vol.7, No.3. pp.374-388, Auguest 1994.
[20] Tony Arnold J. R., "Introduction to Masterials Management," Prentice Hall,1992。
[21] Uzsoy,R., Lee, C. Y. and Louis, A., "A Review of Production and Scheduling Models in the Semiconductor Industry Part I: System Characteristics,Performance Evaluation and Production Planning, "IIE Transactions, Vol.24,No.4,PP.47-60,1992。
[22] Wein,L. M., "Scheduling Semiconductor Wafer Fabrication," IEEE Transactions on Semiconductor Manufacturing, Vol.1, No.3, pp.115-130,1988。
[23] Wiendahl, H. P., Load-Oriented Manufacturing Control, Springer-Verlag Berlin Heidelberg, 1995。
[24] Yan, H., S. Lou, S. Sethi, A. Gardel, and P. Deosthali, "Testing the Robustness of Various Production Control Policies in Semiconductor Manufacturing," working paper, Univ. of Toronto,1994。
[25] Zafel G. and H. Missbauer, "New Concepts for Production Planning and Control," European Journal of Operational Research,Vol.67,pp.297-320,1993。
[26]大野耐一., 日本能率協會, "豐田生產方式與現場管理," 中華企業管理發展中心, 民國70年。
[28]門田安宏, "豐田生產體系," 中國生產力中心, 民國76年。
第一頁 上一頁 下一頁 最後一頁 top
系統版面圖檔 系統版面圖檔