|
[1] H.-P. Su, A. C.-H Wu, and Y.-L Lin,
"Performance-Driven Soft-Macro Clustering and Placement by Preserving HDL Design Hierarchy,"
Proc. Int. Symposium on Physical Design, pp.12-17, 1998.
[2] F. Y. Young and D. F. Wong,
"Slicing Floorplans with Pre-placed Modules,"
IEEE Int. Conf. on Computer-Aided Design, pp.252-258, 1998.
[3] H. Youssef, S. M. Sait, and K. J. Al-Farra,
"Timing Influenced Force Directed Floorplanning,"
Proc. EURO-DAC'95., European, pp.156-161, 1995.
[4] S.-G. Choi and C.-M. Kyung,
"A Floorplanning Algorithm Using Rectangular Voronoi Diagram and
Force-Directed Block Shaping,"
IEEE Int. Conf. on Computer-Aided Design, pp.56-59, 1991.
[5] J. Xu, P.-N. Guo, and C.-K. Cheng,
"Cluster Refinement for Block Placement,"
Proc. of the 34th Design Automation Conf., pp. 762-765, 1997.
[6] T.-C. Lee,
"A Bounded 2D Contour Searching Algorithm For Floorplan Design
With Arbitrarily Shaped Rectilinear And Soft Modules,"
Proc. of the 30th Design Automation Conf., pp.525-530, 1993
[7] M. Z. Kang and W. W.-M. Dai,
"Arbitrary Rectilinear Block Packing Based on Sequence Pair,"
IEEE Int. Conf. on Computer-Aided Design, pp. 259-266, 1998
[8] K. Sakanushi, S. Nakatake, and Y. Kajitani,
"The Multi-BSG: Stochastic Approach to an Optimum
Packing of Convex-Rectilinear Blocks,"
IEEE Int. Conf. on Computer-Aided Design, pp. 267-274, 1998
[9] M. Kang and W. W.-M. Dai,
"General Floorplanning with L-shaped, T-shaped and
Soft Blocks Based on Bounded Slicing Grid Structure,"
Proc. of the Asia and South Pacific Design Automation Conf., pp.265-270, 1997
[10] J. K. Ousterhout,
"Corner stitching: A data structuring technique for VLSI layout
tools,"
IEEE Trans. on Computer-Aided Design, vol. CAD-3, no.1,
pp. 87-100, 1984.
[11] D. P. Mehta and G. Blust,
"Corner Stitching for Simple Rectilinear Shapes,"
IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 186-198, Vol.16, NO.2, 1997.
[12] H. Shin, A. L. Sangiovanni-Vincentelli, and C.H. Sequin,
"'Zone-Refining' Techniques for IC Layout Compaction,"
IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp.167-179, Vol.9, NO.2, 1990.
[13] D. F. Wong and K.-S. The,
"An Algorithm for Hierarchical Floorplan Design,"
IEEE Int. Conf. on Computer-Aided p. 484-487, 1989.
[14] C.-M. Kyung, P. V. Kraus, and D. A. Mlynski,
"Diffusion - An Analytic Procedure Applied to Macro Cell Placement,"
IEEE Int. Conf. on Computer-Aided Design, pp. 102-105, 1990.
[15] K. Wang and W.-K. Chen,
"A Class of Zero Wasted Area Floorplan for VLSI Design,"
IEEE Int. Symposium on Circuits and Systems, ISCAS, vol.3, pp. 1762-1765.
[16] T.-C. Wang and D. F. Wong,
"Efficient Shape Curve Construction in Floorplan Design,"
Proc. of the European Conference on Design Automation, EDAC,
pp. 356 -360, 1991.
[17] R. M. Kling and P. Banerjee,
"Empirical and Theoretical Studies of the Simulated
Evolution Method Applied to Standard Cell Placement,"
IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 1303-1315, Vol.10, NO.10, 1991.
[18] M. Rebaudengo and M. S. Reorda,
"GALLO: A Genetic Algorithm for Floorplan Area Optimization,"
IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 943-951, Vol.15, NO.8, 1996.
[19] J. P. Cohoon, S. U. Hegde, W. N. Martin, and D. S. Richards,
"Distributed Genetic Algorithms for the Floorplan Design Problem,"
IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 483-492, Vol.10, NO.4, 1991.
[20] R. P. Dick and N. K. Jha,
"MOGAC: A Multiobjective Genetic Algorithm for the Co-Synthesis of Hardware-Software Embedded Systems,"
IEEE Int. Conf. on Computer-Aided Design}, pp. 522-529, 1997.
[21] Y.-S. Lee and A. C.-H. Wu,
"A Performance and Routability-Driven Router for FPGA's
Considering Path Delays,"
IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, pp. 179-185, Vol.16, NO.2, 1997.
[22] M. M. Mano,
"Computer Engineering Hardware Design,"
Prentice Hall Inc., 1988.
[23]
"TSMC450 library," Taiwan Semiconductor Manufacturing Company, Ltd.
[24] N. Sherwani,
"Algorithms for VLSI Physical Design Automation",
2nd ed., Kluwer Academic Publishers, 1995.
[25]
"HDL Compiler for Verilog Reference Manual,"
Version 1997.08, Synopsys, 1997
[26]
"Preview Silicon Ensemble Reference,"
version 4.4.1, Cadence, 1997.
[27]
"Preview Fundamentals Reference,"
version 4.4.1, Cadence, 1997.
[28]
"Silicon Ensemble(DSM) Reference,"
version 5.0, Cadence, 1997.
[29]
"LEF/DEF Language Reference,"
version 5.0, Cadence, 1997.
|