[1] 游竹, "計算逆傳遞類神經網路演算法之超大型積體電路設計",國立台灣工業技術學院電子工程技術研究所碩士論文,1993[2] 廖廷彬,"SIMD-Systolic處理陣列之超大型積體電路設計及其在BP神經網路之應用",國立台灣工業技術學院電子工程技術研究所碩士論文,1996[3] 劉益郎,"BP神經網路處理器之設計與分析",國立台灣工業技術學院電子工程技術研究所碩士論文,1997[4] 劉萬吉,"倒傳式類神經網路處理系統設計",國立台灣科技大學電子工程技術研究所碩士論文,1998.
[5] 吳乾彌,”管線式-心跳式-單指令多資料流陣列處理架構及其方法”,中華民國專利發明第70841號,1995
[6] 吳乾彌,”辨認系統及VLSI處理器之設計”,國科會專題計畫NSC85-2215-e011-0004,1997
[7] Chen-Mie Wu, Rong-Tyh Wang and Chin-Tsh Yen, “Addeer-based SIMD-Systolic architectures and VLSI chip for computing the Winograd small FFT algorithms”, International Journal of Electronics, Vol76,pp1135-1149,1994
[8] "PCI Local Bus Specification 2.1", PCI Special Interest Group,1995
[9] "PCI BIOS Specification 2.1", PCI Special Interest Group, 1994
[10] Tom Shanley, "PCI System Architecture", Addison-Wesley, 1997.
[11] Karien Hazzah, "Writing VxD for Windows 95",Miller Freeman,1997
[12] Walter Oney, "System Programming for Windows 95", Microsoft Press,1996
[13] James A.Freeman, David M. Skapura, "Neural Networks: Algorithms, Applications and Programming Techniques", Addison-Wesley,1992.
[14] Adam Blum, "Neural Networks In C++", John Wiley & Sons ,1992
[15] A. Cichocki,R. Unbehauen, "Neural Networks for Optimization and Signal Processing", John Wiley & Sons,1992
[16] P. Werbos, "Beyond Regression:New tools for Prediction and Analysis in the Behavioral Sciences", PhD thesis Harvard,1974
[17] D.B.Parker. ”Learning Logic Technical Reoprt TR-47,Center for Computational Research in Economics and Management Science”, MIT,1985
[18] James McClelland and David Rumelhart, “Explorations in Parallel Distributed Processing”, MIT Press,1986
[19] Yoshio Hirose,Koichi Yamashita,Shimpei Hijiya,"Back-Propagation Algorithm Which Varies the Number of Hidden Units", Neural Networks,Vol4 pp61-64,1991
[20] Eric B. Bartlett, “Dynamic Node Architecture Learning:A Information Theoretic Approach”, Neural Networks Vol7,pp129-140,1994