|
1. Carey, D, “Programmable Multi-Chip Module Technology,” Hybrid Circuit Technology, vol. 8, no. 8, pp.25-29, August 1991. 2. Berger, R et al., ”A Laser-Programmable Multi-Chip Module on Silicon,” in Proceedings of the Fifth Annual IEEE International Conference on Wafer Scale Integration, pp. 30-35, January 1993. 3. Gernet, S. et al., ”Programmable Interconnect Substrate,” European Semiconductor, vol. 14, no. 3, pp. 23-25, March 1992. 4. Xilinx Inc., The Programmable Logic Data Book, 1997. 5. J. Rose and R. J. Francis, D. Lewis , and P. Chow, “Architecture of Field Programmable Gate Arrays: The Effect of Logic Block Functionality on Area Efficiency,” IEEE J. Solid State Circuit, vol.25, no.5,pp. 1217-1255, October 1990. 6. K. Fujiyoshi., T. Kajitani., and H. Niitsu, “Design of Optimum Totally-Perfect Conecttion-Blocks of FPGA,” in Proceedings of the IEEE International Symposium on Circuit and System, pp.221-224, 1994 7. J.Rose and S. Brown, “Flexibility of Interconnection Structures for Field Programmable Gate Arrays,” IEEE J. Solid State Circuits, vol.26, no.3, pp.277-282, March 1991 8. Y. Sun , T. C. Wang, C.K. Wong, and C. L. Liu, “ Routing for Symmetric FPGAs and FPICs,” Proc. IEEE Trans. Computer Aided Design, vol.16, no.1, pp.20-31, January 1997. 9. B. Landman and R.Russo. “On a Pin Versus Block Relationship for Partition of Logic Graphs,” IEEE Transactions on Computer, C-20(12), December 1971 10. Mao-Hsu Yen.,Mon-Chau Shie.,and Sanko H. Lan., “Polygonal Routing Network for FPGA/FPIC, ” Conference of International Symposium on VLSI Technology , System , and Application, 1999 11. Jonathan Babb,Russell Tessier,Matthew Dahl,Silvina Zimi Hanono,David M. Hoki, and Anant Agarwal ,”Logic Emulation with Virtual Wires” IEEE Trans. On Computer-Aided Design of Integrated Circuit and Systems, vol.16. No.6. pp 609-625, June 1997. 12. Neil H. E. Weste, Kamran Eshrahian, Principles of CMOS VLSI Design , Addison-Wesley Publishing Company, 1993 13. Paul Chow, G. et al , “Architecture and Circuit-Level Design of an SRAM-Based Field-Programmable Gate Array”, Technical Report, Department of Electrical and Computer Engineering, University of Toronto, 1997. 14. Shun-Fu Juang., “A Field Programmable Interconnect Chip” , Master Thesis, Department of Computer Science,University of National Tsing Hua , 1995.
|