臺灣博碩士論文加值系統

本論文首先分析傳統電荷幫浦電路的優缺點.其中的NCP2和SP7改進了DICKSON的缺點,但是經由分析知道還是有可以改進之處. 本論文介紹新的高效能, 低供應電壓的電荷幫浦電路的架構及設計的技巧, 提出高效能的電荷幫浦電路(High Performance Charge Pump)和適用低供電壓的高效能電荷幫浦電路(High Performance Charge Pump for Low supply Voltage) .藉由模擬發現本論文提出的高效能的電荷幫浦電路在2v以上的效能是所有的電路中最好的, 而適用低供電壓的高效能電荷幫浦電路則是在2v以下有最好的效能. 這兩種新的電路增加面積的損失很小, 因此非常適合在實際的應用上.
此外介紹應用到電荷幫浦電路的低功率電路設計, 具可調變臨界電壓的電路系統( Variable Threshold Voltage Scheme), 此電路技巧利用改變基體電壓, 提升臨界電壓, 進而降低電路系統的漏電流. 本論文並將其應用在一個低功率的個人行動通訊系統中,降低漏電流, 達到低功率的要求.

The work analyzes advantages and disadvantages of traditional Charge Pump at first, in which NCP2 and SP7 have improved the disadvantages of DICKSON. However, we know that, by way of analysis, there are still some aspects needing improving. The thesis introduces the structure and design skills for new High Performance & Low Supply Charge Pump, We propose High Performance Charge Pump and High Performance Charge Pump for Low Supply. By simulation, it is found out that the High Performance Charge Pump introduced in the thesis has the best performance among all systems when over 2V, and High Performance Charge Pump for Low Supply has the best performance when under 2V. The penalty for increasing area of these two new circuits is small, so that they are suitable for practical applications.
In addition, the thesis introduces the low-supply circuit design for Charge Pump with Variable Threshold Voltage Scheme. The scheme skillfully changes substrate bias voltage to promote threshold voltage and, furthermore, lower leakage current. Besides, the thesis applies it to Personal Access Communication System to lower leakage current and satisfy the need for low power design.

第一章 序論
1.1 研究動機……………………………………………………………………1
1.2 論文內容簡介………………………………………………………………2
第二章 傳統電路之分析
2.1 DICKSON…………………………………………………………………….3
2.1.1 Dickson 電路架構與分析………………………………………..3
2.1.2 Dickson 電路的缺點……………………………………………..4
2.1.2.1 臨界電壓的耗損…………………………………………..5
2.1.2.2 基體效應…………………………………………………..5
2.2 NCP2………………………………………………………………………..5
2.2.1 NCP2 解決臨界電壓耗損之架構與分析………………………….5
2.2.2 NCP2 的變形:NCP3……….……………………………………….6
2.2.3 NCP2 電路的缺點………………………………………………….6
2.2.3.1 增加電路佈局面積………………………………………..6
2.2.3.2 逆向電流…………………………………………………..7
2.3 SP7………………………………………………………………………….7
2.3.1 電路架構與分析……………………………………………………7
2.3.2 電路的缺點………………………………………………………..8
2.3.2.1 解決基體效應的方法無法實作…………………………..8
2.3.2.2 逆向電流………………………………………………….10
第三章 新的高效能/低電壓的電荷幫浦電路
3.1 HPCP……………………………………………………………………….11
3.1.1 電路架構與動作………………………………………………….11
3.1.2 新的設計觀念…………………………………………………….11
3.1.2.1 減少逆向電流的設計…………………………………….12
3.1.2.2 閘級偏壓電路提供非依序的閘級偏壓………………….13
3.1.2.3 具閘級偏壓電路的架構對基體電壓不敏感…………….15
3.2 HPCPL……………………………………………………………………..16
3.1.1 電路架構與動作………………………………………………….16
3.1.2 新的設計觀念…………………………………………………….16
3.3 效能評比和模擬結果…………………………………………………….17
3.3.1 介紹模擬電路的參數…………………………………………….17
3.3.2 輸出電壓與級數的關連性分析………………………………….18
3.3.3 輸出電壓與供電壓關連性分析………………………………….18
3.3.4 各個電路佈局比較……………………………………………….19
3.3.5 不同負載電容對電荷幫浦電路的影響………………………….20
3.3.6 電荷幫浦電路與時脈的關連…………………………………..21
第四章 測試晶片的規畫
4.1 測試晶片的規畫…………………………………………………………23
4.2 晶片佈局與測試 ……………………………………………………….27
4.3 佈局後模擬驗證………………………………………………………..29
第五章 電荷幫浦電路的應用
5.1 簡介具可調變臨界電壓的電路技巧…………………………………..31
5.1.1 具可調變臨界電壓的電路技巧………………………………..31
5.1.2 具多種臨界電壓之電路設計…………………………………..32
5.1.3 具多種供電壓之電路設計……………………………………..33
5.1.4 比較各種設計的優缺點………………………………………..33
5.2 具可調變臨界電壓的電路技巧的電路設計實例……………………..34
5.2.1 基體電壓偵測器…………………………………….………….35
5.2.2 基體電壓控制開關……………………………………………..36
5.2.3 電路佈局與模擬結果…….…………………………………….37
第六章具可調變臨界電壓的電路技巧的電路應用
6.1 簡介低功率個人行動通訊系統………………………………………..39
6.1.1 系統架構…………………………………………………………39
6.1.2 系統設計………………………………………………………..41
6.2 PACS 系統中的調變解調變電路..……………………………………..42
6.2.1 Pi/4 DQPSK原理簡介…………………………………………..42
6.2.2 傳送端之電路設計…………………..………………………..42
6.2.3 接收端之電路設計……………………………………………..45
6-3 電路的佈局..…………………………………………………………..48
第七章 結論……………………………………………………………………….49

參考文獻
【1】Oto Det al, “High-Voltage regulation and process considerations for high-density 5v-only EEPROM, “ IEEE JSSC, vol. SC-18, Oct 1983 pp. 532-538.
【2】Shigeru Atsumi, et al.,”A 16-Mb Flash EEPROM with a new self data refresh scheme for a sector erase operation,” IEEE J. of Solid State Circuits, Vol.29, No.4, pp. 461-469, 1994
【3】J.S. Witters, G. Groeseneken, and H. E. Maes, “Analysis and modeling of on-chip high voltage generator circuit for use in EEPROM circuits,” IEEE J. Solid-State Circuits, vol 24, pp. 1372-1380, Oct.1989
【4】J. C. Chen, “A 2.7v only 8Mbx16 NOR Flash Memory, “ IEEE Symp on VLSI Circuits Deqest of Technical Paper, pp 172-173, 1996
【5】T. Tanzawa. T. Tanaka. K. Takeuchi, and H. Nakamura, “Circuit technologies for a single-1.8v flash memory,” in Symp. VLSI Circuits Dig. Tech. Papers, June 1997, pp. 63-64.
【6】Adkisson, J.; Divakaruni, R.; Slinkman, J, “Charge pumping for DRAM retention diagnostic,” Integrated Reliability Workshop Final Report, 1997 IEEE International , 1997 , pp. 97 -102
【7】Y. Naka gome, “ An experimental 1.5v 64Mb DRAM, “ IEEE JSSC, vol 26, pp. 465-472, Apr, 1991.
【8】J. T. Wu, Y.-H. Chang, and K.-L. Chang, “1.2 V CMOS switched-capacitor circuits,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1996, pp. 388-389.
【9】T. Tanzawa and T. Tanaka, “A dynamic analysis of the Dickson charge pump circuit,“ IEEE J. Solid-State Circuits, vol. 32, pp. 1231-1240, Aug. 1997.
【10】Jieh-Tsorng Wu and Kuen-Long Chang, “MOS charge pumps for low-voltage operation,” IEEE J. Solid-State Circuits, vol. 33, pp. 592-597, Apr. 1998.
【11】Hongchin Lin; Kai-Hsun Chang; Shyh-Chyi Wong, “Novel high positive and negative pumping circuits for low supply voltage”, Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on
Volume: 1 , 1999 , pp: 238-241 vol.1
【12】Kuroda, T.; Fujita, T.; Nagamatu, T.; Yoshioka, S.; Sei, T.; Matsuo, K.; Hamura, Y.; Mori, T.; Murota, M.; Kakumu, M.; Sakurai, T, “A high speed low power 0.3/spl mu/m CMOS gate array with variable threshold voltage (VT) scheme”, Custom Integrated Circuits Conference, 1996, Proceedings of the IEEE 1996 , 1996 , pp. 53-56
【13】T. Kuroda, T. Fujita, S. Mita, T. Nagamatu, S. Yoshioka, F. Sano et al. ,”A 0.9V 150MHz 10mW 4mm2 2D discrete cosine transform core processor with variable threshold(VT) voltage scheme,” in Proc. of CICC’96, pp. 53-56, May 1996
【14】T. Kuroda, T. Fujita, S. Mita. et al.,” Substrate noise influence in circuit performance in variable threshold voltage scheme” Low Power Electronics and Design, 1996., International Symposium on 1996 , pp. 309 -312
【15】J. Kao, A. Chandrakasan, and Antoniadis, “Transistor sizing issue and tool for multi-threshold CMOS technology, ” In Design Automation Conference, Anaheim, CA, June 1997.
【16】S. Mutoh, S. Shigematsui, Y. Matsuya, H. Fukuda, and J. Yamada, “A 1-v multi-threshold-voltage CMOS DSP with an efficiency power management technique for mobile phone application,” in ISSCC Dig. Tech. Papers. Feb. 1996. pp. 168-169.
【17】Mircca R. Stan, “Low threshold CMOS circuits with low standby current,” Low Power Electronics and Design, 1998. Proceedings. 1998 International Symposium on , 1998 , pp. 97-99
【18】Sandeep Chennakeshu and Gary J. Saulnier, “Differential Detection of pi/4 shift DQPSK for Digital Cellular Radio”, IEEE Transaction on Vehicular Technology, Vol.42,No.1,pp.46-57, Feb.1993
【19】Nelson R . Sollenberger, “Pulse Design and Efficient Generation Circuits for Linear TDMA Modulation” ,40th IEEE Vehicular Technology Conference, pp. 616-621,1990
【20】G. Asecheid. M. Oerder, J. Stahl and H. Meyr, “An All Digital Receiver Architecture for Bandwith Efficient Transmission at High Data Rates”, IEEE Transaction on communication, Vol 37,no.8,pp. 804-813,Aug. 1989
【21】Nelson R. Sollenberger, “An Experimental VLSI Implementation of Low Overhead Symbol Timing and Frequency Offset Estimation for TDMA Portable Radio Application” , IEEE GLOBECOM’90, PP. 1707-1711, 1990
【22】Tung-I Wang, “Hardware Implementation and Testing of Wireless TDMA Personal Communication System: Modulation/Demodulation”