|
[1]S. Brown, R. J. Francis, J. Rose, and Z. G. Vranesic, “Field Programmable Gate Arrays,” Boston, MA: Kluwer Academic, 1992. [2] S. K. Lu, J. S. Shih, and C. W. Wu, “Testing Configurable LUT-Based FPGA’s” in Proc. 10th VLSI/CAD Symposium, Nantou Taiwan, pp. 171-174, Aug. 1999. [3] W. Quddus, A. Jas, and N. A. Touba, “Configuration Self-Test in FPGA-Based Reconfigurable Systems,” in Proc. IEEE International Symposium on Circuits and Systems (ISCAS), Orlando, pp. I-97-I-100, June 1999. [4] W. K. Huang, F. J. Meyer, X. T. Chen and F. Lombardi, “Testing Configurable LUT-Based FPGA’s,” IEEE Trans. VLSI Systems, vol. 6, No. 2, pp. 276-283, June 1998. [5] T. Inoue, S. Miyazaki and H. Fujiwara, “On the Complexity of Universal Fault Diagnosis for Lookup Table FPGAs,” in Proc. Sixth Asian Test Symposium, 1997. (ATS '97), pp. 276 —281, 1997. [6] T. Inoue, S. Miyazaki and H. Fujiwara, “Universal Fault Diagnosis for Lookup Table FPGAs,” IEEE Design & Test of Computers, pp. 39-44, Jan. 1998. [7] W. K. Huang, F. J. Meyer, X. T. Chen and F. Lombardi, “A General Technique for testing FPGA’s,” in Proc. IEEE VLSI Test Symp., Princeton, NJ, pp. 450-455, May 1996. [8] T. Liu, W. K. Huang and F. Lombardi, “Testing of Uncustomized Segmented Channel FPGA’s,” in Proc. ACM Symp. FPGA’s, pp. 125-131, 1995. [9] C. Stroud, P. Chen, S. Konala and M. Abramovici, “Using ILA Testing for BIST in FPGA’s,” in Proc. IEEE VLSI Test Symp., pp. 256-261, 1995. [10] T. Inoue et al., “Universal Test Complexity of Field Programmable Gate arrays,” Proc. Fourth IEEE asian Test Symp., IEEE CS Press, pp. 259-265, 1995. [11] M. Renovell, J. M. Portal, J. Figueras and Y. Zprian,“ Testing the Interconnect of RAM-Based FPGAs,” IEEE Design & Test of Computers, pp. 45-50, Jan. 1998. [12] H. Michinishi et al., “A Test Methodology for Interconnect Structures of LUT-Based FPGAs,” Proc. Fifth Asian Test Symp. IEEE CS Press, pp. 68-74, 1996. [13] C. Stroud, S. Konala, P. Chen, and M. Abramovici, “Built-In Self-Test of Logic Blocks in FPGAs (Finally, A Free Lunch: BIST Without Overhead!),” Proc. IEEE VLSI Test Symp., pp. 387-392, April, 1996. [14] C. Stroud, E. Lee, S. Konala, and M. Abramovici, “Selecting Built-In Self-Test Configurations for Field Programmable Gate Arrays,” Proc. IEEE Automatic Test Conference, pp. 29-35, Sep. 1996. [15] C. Stroud, E. Lee, S. Konala, and M. Abramovici, “BIST-Based Diagnostics of FPGA Logic Blocks,” Proc. IEEE International Test Conference, pp. 539-547, Jily 1997. [16] Itazaki, N.; Matsuki, F.; Matsumoto, Y.; Kinoshita, K. ,“Built-In Self-Test for multiple CLB faults of a LUT Type FPGA,” Proc. Seventh Asian Test Symposium, 1998. ATS '98., pp. 272 —277, 1998. [17] Programmable Gate Array Data Book, Xilinx, Inc., San Jose, CA, 1991. [18] C. W. Wu and P. R. Cappello, “Easily testable iterative logic arrays,” IEEE Trans. Comput., vol. 11, pp. 640-652, May 1990. [19] C. W. Wu and C. T. Chang, “FFT Butterfly Design for Easy Testing,” Proc. IEEE Trans. On Circuit and Systems-II: Analog and Digital Signal Vol. 40, pp. 110-115, Feb. 1993. [20] S. K. Lu, J. C. Wang, and C. W. Wu, “C-Testable Design Techniques for Iterative Logic Arrays,” IEEE Trans. Very Large Scale Integration (VLSI) vol. 3, NO. 1, pp. 146-152, March 1995. [21] A. Doumar, T. Ohmameuda, and H. Ito, “Design of an Automatic for FPGAs,” IEEE Design & Test of Computers, pp. 152-157, 1999. [22] W. K. Huang, F. J. Meyer and F. Lombardi, “Multiple fault detection in logic resources of FPGAs,” Defect and Fault Tolerance in VLSI Systems, pp. 186-194, 1997. [23] W. K. Huang, F. J. Meyer and F. Lombardi, “A XOR-tree based technique for constant testability of configurable FPGAs,” Asian. Test Symposium, pp. 248-253, 1997. [24] C. F. Wu and C. W. Wu, “Testing Function Units of Dynamic Reconfigurable FPGA’s,” Proc. Ninth VLSI/CAD Symp., pp. 189-192, Aug. 1998. [25] S. K. Lu and C. W. Wu, “A Novel Approach to Testing LUT-Based FPGA’s,” Proc. IEEE Int. Symp. Circuits and Systems, pp. 371-374, May 1999.
|