|
1.De Man, H. “System on chip Design: Impact on Education and Research”, IEEE Design and Test of Computers, July-September, 1999, pp 11-19. 2.Yarmolik, V. N., Hellebrand, S. “Symmetric Transparent BIST for RAMs”, Design, Automation and Test in Europe Conference and Exhibition 1999. Proceedings , 1999 ,pp 702 -707 3.IEEE Standard Boundary Scan 1149.1 4.Altera Corporations, “IEEE JTAG Boundary-Scan Testing in Altera Devices”, Altera Corporations conference paper, November 1998. 5.Mike wondolowsk, Adam Ley, “Boundary Scan: The Internet of Test”, IEEE Design and Test of Computers, July-September, 1999, pp 34-43. 6.Ernst, R., “Codesign of Embedded Systems: Status and Trends, ”IEEE Design & Test of Computers,” Vol 15 2, pp.45-54, April-June 1998. 7.Schulz, S.; Rozenblit, J.W.; Mrva, M.; Buchenriede, K., “Model-based codesign,” IEEE Computer, Vol 31 8, pp.60-67, Aug. 1998. 8.Navarro, S.; Gearhart, L.; Smith, G.; Schroeder, J.B. “The Integrated Diagnostic Virtual Test Bench,” AUTOTESTCON, 97. 1997 IEEE Autotestcon Proceedings, pp.683-687, 1997. 9.Edited by Janick Bergeron ,“Writing Testbenches function verification of HDL Models”. 10.洪綜懋, “The Implementation of the Test Bench for Image Compression and Coding” , 義守大學 資訊工程研究所 碩士論文, May, 1999. 11.Kevin Skahill, “VHDL FOR PROGRAMMABLE LOGIC”, ADDISON-WESLEY, 1996. 12.Altera Inc., “MAX+PLUS II VHDL”, Manual. 13.Altera Inc., “MAX+PLUS II AHDL”, Manual. 14.Edited by Jerzy Rozenbblit and Klaus Buchenrieder, “Codesign Computer-Aided Software/Hardware engineering”. 15.Daniel D. Gajski. “Essential Issues in Codesign”, IEEE Design and Test of Computers. 16.Tarek Ben Ismail and Ahmed Amine Jerraya, “Synthesis steps and Design Models for Codesign”, IEEE Design and Test of Computer, pp. 44-52. 17.P. Gillard and K. C. Posch, “A Hierarchical View of Time”, Codesign: Computer-aided Software/Hardware engineering, pp.176-189. 18.Hideki Yamauchi, Hideaki Miyakmoto, Takeshi Sakamoto, Tomofumi Watanable, Hiroyuki Tsuda and Ryuji Yamamura, “A 24X-Speed CRIC DECODER FOR A CD-DSP/CD-ROM DECODER LSI”, vol. 43, August 1997, pp. 483-490. 19.陳延華, “The Implementation of Reed-Solomon Code Using Inversionless Berlekamp Massey Algorithm”, 義守大學 資訊工程研究所 碩士論文, May, 1999. 20.Claus Schneider, Axel Jahnke, Georg Siglinfineon Technologies, Cores and Modules Munich, Germany, “A Verification Concept for Microcontroller Peripheral development and System Integration”, IEEE Fall VIUF Workshop, 1999, pp 24-29. 21.Mary P. Kusko, Bryan J. Robbins, Thomas J. Snethen, Peilin Song, Thomas G. Foote, William V. Huott, “Microprocessor Test and Test Tool Methodology for the 500MHz IBM S/390 G5 Chip”, IEEE International Test Conference, 1998, pp 717-726. 22.McGraw-Hill, Inc. “PROBABILITY, RANDOM VARIABLES, AND STOCHASTIC PROCESSES”, Third Edition, pp. 221-234. 23.Marcel Jacomet, Roger Walti, Lukas Winzenried, Jaime Perez, Martin Gysel, “Pro Test: A Low Cost Rapid Prototyping and Test System for ASICs and FPGAs”, Biel School of Engineering, MicroLab — I3S, 1997 24.DR, Marcel Jacomet, “ProTest User Manual”, Biel School of Engineering, MicroLab — I3S, Manual Version v2.1, 1998
|