(3.235.139.152) 您好!臺灣時間:2021/05/08 18:05
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果

詳目顯示:::

我願授權國圖
: 
twitterline
研究生:黃正和
研究生(外文):Huang, Cheng-ho
論文名稱:一個用於軟硬體共流設計之電路模組設計與製作
論文名稱(外文):Design and Implementation of a Prototype Development Circuit Board for Hardware/Softare Codesign
指導教授:劉嘉政
指導教授(外文):Liu, Chia-Chang
學位類別:碩士
校院名稱:逢甲大學
系所名稱:資訊工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2001
畢業學年度:89
語文別:中文
論文頁數:67
中文關鍵詞:軟硬體共流設計
外文關鍵詞:Hardware/Software CodesignFPGAPCIIP
相關次數:
  • 被引用被引用:0
  • 點閱點閱:101
  • 評分評分:系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
目前有很多應用系統,無法使用軟體的方式滿足系統運算的時間限制。為了滿足系統運算的時間限制,可以加上一個硬體裝置提升系統執行速度。
Hardware/Software Codesign是一個結合軟硬體元件,快速雛型設計的整合製作方法。本論文設計與實現一個使用FPGA晶片,當做Hardware/Software Codesign系統的可重組硬體元件。論文中我們說明了我們的硬體模組的設計與製作方法,並用兩個IP元件測試我們設計與製作的電路模組,其功能均正常,說明了我們的設計與功能是可行的方法。
本論文說明硬體電路模組的設計,透過PCI介面,使用具有彈性的IP元件在FPGA為主的電路模組,搭配PCI driver和user Interface的Software,加速硬體執行的速度,實現Hardware/Software Codesign在實際應用上的可行性。

There are many applications that the software implementation often can not satisfy system timing constrains. In order to satisfy system timing constrains, we can solve this problem by adding specific hardware to accelerate the system. Hard-ware/Software Codesign is a rapid method for integration design technology with a combination of different hardware and software components to form a system. This paper presents a design and implementation of a Hardware/Software Codesign sys-tem that the hardware with FPGA (Field Programmable Gate Array) is reconfigur-able. We realize the concept of Hardware/Software Codesign and make two circuits to work on our prototype module. This paper describes the design and implementa-tion the system with PCI bus interface for a hardware accelerator, which is hosted by a personal computer. We develop the PCI driver and user interface of software for developing the application program on our system.

第 1 章 緒論6
1.1 研究背景7
1.2 研究動機10
1.3 論文內容14
第 2 章 IP化的Hardware/Software Codesign系統設計15
2.1 IP化Hardware/Software Codesign的設計環境15
2.2 符合IP化的Hardware/Software Codesign 硬體電路設計21
2.3 符合IP化的Hardware/Software Codesign 軟體介面設計23
第 3 章 IP化軟硬體共流設計雛型實作25
3.1 雛型介面設計考量25
3.2 雛型介面之製作32
3.2.1 硬體製作32
3.2.2 軟體製作37
3.2.2.1 Driver的製作37
第 4 章 實例測試43
4.1 PCI add-on控制43
4.2 實例測試電路45
4.2.1 七段顯示器測試45
4.2.2 DES電路測試48
第 5 章 總結53
5.1 測試結果與心得53
5.2 未來發展方向55
參考文獻57
附錄 A60
附錄 B61

[1] Altera Family Datasheet, Altera Inc. 2000.
[2] Asawaree Kalavade And P. A. Subrahmanyam, “Hardware/Software Partitioning For Multifunction Systems”, IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 17, No. 9, September 1998
[3] Bernard Gunther, George Milne, and Lakshmi Narasimhan, "Assessing document relevance with run-time reconfigurable machines”, in Proceedings of the IEEE Sympo-sium on FPGAs for Custom Computing Machines, pp. 10-17,Apr 1996.
[4] D. Gajski Daniel, Smita Bakshi ,“Partitioning and Pipelining for Perform-ance-Constrained Hardware/Software Systems”,Very Large Scale Integration (VLSI) Sys-tems, IEEE Transactions on Volume: 7 4 , Dec. 1999 , Page(s): 419 —432.
[5] D.C.R Jensen.; J. Madsen; S. Pedersen ,“The importance of interfaces: a HW/SW Codesign case study”,Hardware/Software Codesign, 1997. (CODES/CASHE '97), Pro-ceedings of the Fifth International Workshop on , 1997 , Page(s): 87 —91.
[6] G. Boriello, K. Buchenrieder, R. Camposa, E. Lee, R. Waxman, and W. Wolf, “ Hardware/Software Codesign”, IEEE Design and Test of Computers, pp. 83-91, March 1993.
[7] G.F. Marchioro; J.M. Daveau; Ismail, T.B.; Jerraya, A.A.,”Transformational partition-ing for Codesign”,Computers and Digital Techniques, IEE Proceedings- Volume: 145 3 , May 1998 , Page(s): 181 —195
[8] J.P. Brage; J. Madsen ,“A Codesign case study in computer graph-ics”,Hardware/Software Codesign, 1994., Proceedings of the Third International Work-shop on , 1994 , Page(s): 132 -139.
[9] K. Gupta Rajesh and Giovanni De Micheli, ”System-level Synthesis using Re-programmable Components”, Proceedings of the European Design Automation Con-ference, 1992.
[10] K. Knapp Steven, ” Using Programmable Logic to Accelerate DSP Functions”, http://www.altera.com, 1999.
[11] K. Strehl; L. Thiele; Ziegenbein, D.; Ernst, R.; Teich, J. ,”Scheduling hard-ware/software systems using symbolic techniques”,Hardware/Software Codesign, 1999. (CODES '99) Proceedings of the Seventh International Workshop on , 1999 , Page(s): 173 -177
[12] King-Yin Cheung, T.; Hellestrand, G.; Kanthamanon, P. ,“A transformational Codesign methodology”,Design Automation Conference, 1997. Proceedings of the ASP-DAC '97 Asia and South Pacific , 1997 , Page(s): 299 -305
[13] Maillet-Contoz, L.,”Codesign [hardware/software partitioning]”,IEEE Potentials-Volume: 16 4 , Oct.-Nov. 1997 , Page(s): 13 —14.
[14] P. Bertin, D. Roncin, and J. Vuillemain. Programmable active memories: a per-formance assessment. In G. Borriello and C. Ebeling, editor,Research on Integrated Sys-tems: Proceedings of the 1993 Symposium, pp.88 -102, 1993.
[15] P. M. Athanas, and H. F. Silverman, “Processor Reconfiguration Through Instruc-tion Set Metamorphosis”, IEEE Computer, pp.11-18, March 1993.
[16] R. Emst, J. Henkel, and T. Benner.” Hardware-software Codesign of embedded con-trollers based on hardware-extraction”. In International Workshop on Hardware-Software Codesign, Estes Park, Colorado, 1992.
[17] R. Ernst and J. Henkel, ”Hardware-Software Codesign of Embedded Controllers Based on Hardware extraction”, Proceedings of the International Workshop on Hard-ware-Software Co-Design, September 1992.
[18] R. Gupta, and G. De Micheli, “Hardwre-Software Cosynthesis for Digital Systems”, IEEE Design and Test of Computers, pp. 29-41, September 1993.
[19]R. Niemann, P. Marwedel ,“ Hardware/software partitioning using integer pro-gramming”,European Design and Test Conference, 1996. ED&TC 96. Proceedings , 1996 , Page(s): 473 -479
[20] Wayne Luk, Vincent Lok, and Ian Page, “Hardware acceleration of Divide and Con-quer Paradigms: A Case Study”, Proceedings of the IEEE Workshop on FPGAs for Computing Machines, April 1993.
[21]林玉田, “硬軟體共流設計流程環境”, 逢甲大學資訊工程研究所碩士論文, 中華民國 八十七年六月。
[22]陳鑫舜,“使用FPGA 在軟硬體共流設計流程環境下的離散餘弦轉換的電路實作” 逢甲大學資訊工程研究所碩士論文,中華民國 八十八年六月。

QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關期刊
 
系統版面圖檔 系統版面圖檔