跳到主要內容

臺灣博碩士論文加值系統

(18.97.14.87) 您好!臺灣時間:2024/12/04 17:01
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:郭環州
研究生(外文):Huan-Chou Kuo
論文名稱:三個改良的具低功率低電壓之運算放大器
論文名稱(外文):Three improved operational amplifiers with low power low voltage
指導教授:高家雄
指導教授(外文):Chia-Hsiung Kao
學位類別:碩士
校院名稱:國立中山大學
系所名稱:電機工程學系研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2001
畢業學年度:89
語文別:英文
論文頁數:52
中文關鍵詞:運算放大器低功率低電壓
外文關鍵詞:low power low voltageCMOS operational amplifierrail-to-rail
相關次數:
  • 被引用被引用:1
  • 點閱點閱:376
  • 評分評分:
  • 下載下載:78
  • 收藏至我的研究室書目清單書目收藏:0
提出三種改良的具有低電壓與端對端固定轉導之運算放大器。之中的兩個放大器改良了具有準位偏移電路之運算放大器。一個改良了使其具有較少之元件數,較快之速度並減少了所佔用之面積。而另一個改良的放大器則是加上了可調增益之功能。第三個改良了浮動電壓控制電壓源之運算放大器,使其所佔用之面積減少並且亦改良了其頻率響應。
首兩個準位偏移運算放大器以聯電0.5μm CMOS製程來設計。它們只使用了約為原始電路的一半之元件數來完成功能。供應電壓為1.3 V,而電流損耗約為原始電路的22.6%。單增益頻率增加了56.8%。Slew rate,CMRR與PSRR亦比原來之電路還要高。第二個電路仍具有端對端固定轉導之功能;然而,其轉導是可以調整的。第三個電路使用聯電0.35μm CMOS製程技術具有1.2V的操作電壓。增益頻寬積比原來之電路高53.8%。無須任何之頻率補償電路而具有較少之面積。以上所有之結果皆以HSPICE模擬完成。
Three improved operational amplifiers with low voltage and rail-to-rail constant are proposed. Two of the amplifiers are modified from the amplifier with a level shifting circuit. One improved amplifier has fewer devices, higher speed, and reduced area and the other improved amplifier is added an additional adjustable gain. The third amplifier is a floating voltage controlled voltage source (FVCVS) amplifier, which has reduced area and improved frequency response.
The first two level shifting operational amplifiers are designed in a 0.5μm UMC CMOS process. They use about half number of devices. The supply voltage is 1.3V, and the current consumes just only 22.6% of the original circuits. The unity gain frequency increases 56.8%. The slew rate, CMRR and PSRR are higher. The 2nd amplifier still has a rail-to-rail constant gm; however, the gm can be adjusted. The third amplifier uses the 0.35μm UMC CMOS process with 1.2V operating voltage. The gain-bandwidth product is 53.8% larger than the original circuits. No frequency compensation is used and the devices are fewer. The results are obtained in HSPICE simulation.
Contents

Ⅰ. Introduction Ⅰ-1~Ⅰ-4
Ⅱ. The rail-to-rail CMOS operational amplifier with level shifting Ⅱ-1
1. The circuits Ⅱ-1
1.1 Principle of level shifting Ⅱ-1~Ⅱ-2
1.2 The circuit designed by J. Francisco Duque-carillo Ⅱ-3~Ⅱ-5
2. Level shifting with constant rail-to-rail transconductance Ⅱ-6~Ⅱ-7
Ⅲ. The novel level shifting circuit for the rail-to-rail CMOS operational
amplifier Ⅲ-1
1. The proposed level-shifting circuit Ⅲ-1~Ⅲ-3
2. Simulation results Ⅲ-4~Ⅲ-9
Ⅳ. The novel low voltage adjustable gain amplifier Ⅳ-1
1. Variations of the bias currents of the complementary input
stage with level shift Ⅳ-1~Ⅳ-2
2. The proposed op amp with adjustable gm Ⅳ-3~Ⅳ-7
3. Simulation results Ⅳ-8~Ⅳ-10
Ⅴ. The floating voltage controlled voltage source amplifier Ⅴ-1
1. The FVCVS operational amplifier Ⅴ-1
2. The implementation of the FVCVS operational amplifier Ⅴ-2~Ⅴ-3
Ⅵ. The improved FVCVS operational amplifier Ⅵ-1
1. The proposed operational amplifier Ⅵ-1~Ⅵ-2
2. Simulation results Ⅵ-3~Ⅵ-4
Ⅶ. Conclusion Ⅶ-1
[1] Coban, A.L.; Allen, P.E.; Xudong Shi, “Low-voltage analog IC design in CMOS technology”, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 42, Issue: 11, pp 955-958, Nov. 1995.
[2] R.Jacob Baker, CMOS circuit design, layout, and simulation, New York, pp 608-611, 1998.
[3] William Redman-White, “A High Bandwidth Constant gm and Slew-Rate Rail-to-Rail CMOS Input Circuit and its Application to Analog Cells for Low Voltage VLSI Systems”, IEEE Journal of Solid-State Circuits, Vol. 32, No. 5, May 1997.
[4] C. Hwang, A. Motamed, and M. Ismail, “Universal constant-gm input-stage architectures for low-voltage op amps ”, Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, Vol. 42, no.11, pp 886-895, Nov. 1995.
[5] J. Francisco Duque-Carrillo, José L. Ausín, Guido Torelli, José M. Valverde, Miguel A. Domínguez, “1-V rail-to-rail operational amplifiers in standard CMOS technology”, IEEE Journal of Solid-State Circuits.Vol.35, no.1, pp 33-44, January 2000.
[6] Minsheng Wang, Terry L. Mayhugh, Jr., Sherif H.K. Embabi, and Edgar Sánchez-Sinencio, “Constant-gm rail-to-rail CMOS Op-Amp input stage with overlapped transition regions”, IEEE Journal of Solid-State Circuits.Vol.34, no.2, pp 148-156, February 1999.
[7] J. Ramírez-Angulo, A. Torralba, R. G. Carvajal, and J. Tombs, “Low-Voltage CMOS Operational Amplifiers with Wide Input–Output Swing Based on a Novel Scheme”, IEEE Transactions on Circuits and Systems-I: fundamental theory and application, vol. 47, no. 5, May 2000.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
1. 〈略探「善財五十三參圖讚」〉,李偉穎,收錄於《書目季刊》第34卷第1期,民國89年6月
2. 〈從華嚴經學到華嚴宗學〉魏道儒,收錄於《中華佛學學報》第12期,民國88年
3. 〈從南天烏荼王進獻的華嚴經說起──南天及南海的華嚴經佛王傳統與密教觀音佛王傳統〉古正美,收錄於《佛學研究中心學報》第5期,民國89年
4. 〈當代中國佛教文學研究初步評介──以台灣地區為主〉丁敏,收錄於《佛學研究中心學報》第2期,民國86年7月
5. 〈觀音菩薩的形象研究〉陳清香,收錄於《華岡佛學學報》第3期,民國62年5月
6. 〈以「華嚴三觀」試論藝術主體生命轉化的修養方式〉陳琪瑛,收錄於《人文及社會學科教學通訊》第7卷第2期,民國85年8月
7. 〈華嚴經善財參學的示範來略述論語的身教言教〉徐玉珍,收錄於《中國佛教》第27卷第7期,民國72年7月
8. 〈玄奘大師在印度境內遊學與善財童子參學有關地理、路線及其意義之探討〉李志夫,收錄於《中華佛學學報》第7期,民國83年7月
9. 〈罪罰與解救:鏡花緣的謫仙結構研究〉李豐楙,收錄於《中國文哲研究集刊》第七期,民國84年9月
10. 〈法華經的閱讀論:管窺古典小說的宗教基礎〉廖朝陽,收錄於《中外文學》第十七卷.第5期,民國77年10月
11. 〈論杜子春與枕中記的人生態度──從幻設技巧的運用談起〉梅家玲,收錄於《中外文學》第十五卷.第20期,民國76年