|
[1] K. K. Ng, S. A. Eshraghi and T. D Stanik, “An improved generalized guide for MOSFET scaling,” IEEE Trans. Electron Devices, vol. ED-40, no. 10, p. 1895, Oct. 1993. [2] J. J. Maa and C. Y. Wu, “A new constant-field scaling theory for MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-42, no. 7, p. 1262, July 1995. [3] J. G. J. Chern, P. Chang, R. F Motta and N. Godinnho, “A new method to determine MOSFET channel length,” IEEE Electron Device Lett., vol. EDL-1, no.9, p. 170, Sep. 1980. [4] Steve Shao-Shiun Chung and Jenq-Sheng Lee, “A new approach to determine the drain-and-source series resistance of LDD MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-40, no. 9, p.1709, Sep. 1993. [5] Y. Taur, D. S. Zicherman, D. R. Lombardi, P. J. Restle, C. H. Hsu, H. I. Hanafi, M. R. Wordeman, B. Davari and G. G. Shahidi, “A new ‘shift and ratio’ method for MOSFET channel-length extraction,” IEEE Electron Device Lett., vol. EDL-13, no. 5, p. 267, May 1992. [6] Yuan Taur, “MOSFET channel length: extraction and interpretation,” IEEE Trans. Electron Devices, vol. ED-47, no. 1, p. 160, Jan. 2000. [7] Jyh-Chyurn Guo, Steve Shao-Shiun Chung and Charles Ching-Hsiang Hsu, “A new approach to determine the effective channel length and the drain-and-source series resistance of miniaturized MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-41, no. 10, p. 1811, Oct. 1994. [8] S. W. Lee, “A capacitance-based method for experimental determination of metallurgical channel length of submicron LDD MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-41, no.3, p. 403, Mar. 1994. [9] X. Liu, J. Kang, and R. Han, “The influence of tunneling effect and inversion layer quantization effect on deep submicron MOSFET,” Solid-State and Integrated Circuit Technology, 1998. Proceeding, p. 432, 1998. [10] Hans van Meer, “Limitations of Shift-and-Ratio based extraction techniques for MOS transistors with halo or pocket implants,” IEEE Electron Device Lett., vol. EDL-21, no. 3, p. 133, Mar. 2000. [11] Khaled Ahmed, Indranil De, Carl Osburm, Jimmie Wortman, and John Hauser, “Limitations of the Modified Shift-and-Ratio technique for extraction of the bias dependence of and of LDD MOSFET’s,” IEEE Trans. Electron Devices, vol. ED-47, no.4, p. 891, Apr. 2000. [12] J. S. Shiu, “The study of thin gate oxide parameter extraction for advanced device by C-V measurement,” Master Thesis, Institute of Mechatronics, National Taipei University of Technology, Taiwan, R.O.C, July, 2000. [13] HP 4284A Precision LCR Meter Operation Manual. Hewlett-Packard Japan, Ltd., Aug. 1998. [14] David A. Patterson, John L. Heneessy. Computer organization & design the hardware/software interface, Morgan Kaufman, San Francisco, 2nd edition. [15] Stephen A. Campbell. The science and engineering of microelectronic fabrication. Oxford University Press, New York, 1996. [16] Yuan Taur, Tak H. Ning. Fundamentals of modern VLSI devices. Cambridge University Press, New York, 1998. [17] Donald A. Neamen. Semiconductor physics and devices: basic principles, Irwin, Boston, 1992. [18] C.Y. Chang, S. M. Sze. ULSI devices. Wiley, New York, 2000. [19] S. M. Sze. Semiconductor devices, physics and technology. Wiley, New York, 1985. [20] ISE TCAD manuals Volume 3. ISE Integration System Engineering AG, Release 4. [21] W. Liu, X. Jin, Kanyu M. Cao, Chenming Hu, “BSIM 4.0 MOSFET model─ User’s manual,” http://www-device.eecs.Berkeley.edu/~bsim3/bsim4.html. [22] H.S. Huang, J.S. Shiu, S. J. Lin et. al, “A modified C-V method used for the extraction and process monitoring of advanced 0.15 um CMOS device and beyond,” Jpn J. Appl. Phys., 2000, (Ref No. 00R05077) [23] H.S. Huang, S. J. Lin, Y. J. Chen et. al, “A capacitance ratio method used for the extraction of an advanced MOS device with a halo implant,” Jpn J. Appl. Phys., 2000, (Ref No. 00R09032)
|