|
References [1]R. Colwell, R. Nix, J. O,Donnell, D. Papworth, and P. Rodman, "A VLIW Architecture for a Trace Scheduling Compiler," proc of the 2nd Intl Conf on Architectural Support for Programming Languages and Operating Systems, (Oct. 1987), pp.180-192. [2]W. Hwu, S. Mahlke, W. Chen, P. Chang, N. Warter, R. Bringmann, R. Ouellete, R. Hank, T. Kiyohara, G. Haab, J. Holm, and D. Labery, "The superblock: An effective technique for VLIW and superscalar compilation," The Journal of Supercomputing, January 1993. [3]B.R. Rau, D. Yen, W. Yen, and R. Towle, "The Cydra 5 Departmental Supercomputer - Design Philosophies, Decisions, and Trade-offs," IEEE Computer, (Jan. 1989), pp. 12-35. [4]T-Y Yeh and Y. N. Patt "A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History," Proceedings of the 20th International Symposium on Computer Architecture, (May 1993). [5]S. Jourdan, J. Stark, T.-H. Hsing, and Y. N. Patt. Recovery requirements of branch prediction storage structures in the presence of mispredicted-path execution. Int'l J. Parallel Programming, 25(5):363-83, Oct. 1997. [6]T-Y Yeh, D. T. Marr, Y. N. Patt. Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache, "The 7th ACM International Conference on Supercomputing" pp.67 - 76, July 19 - 23, 1993, Tokyo, Japan. [7]Skadron, K., Martonosi, M., and Clark, D.W. ``Speculative Updates of Local and Global Branch History: A Quantitative Analysis,'' The Journal of Instruction Level Parallelism, vol. 2, Jan. 2000 (http://www.jilp.org/vol2). [8]T - Y Yeh and Y.N. Patt "A Comprehensive Instruction Fetch Mechanism for a Processor Supporting Speculative Execution," Proc of the 25th International Symposium on Microarchitecture, (Dec. 1992), pp. 129 - 139. [9]E. Rotenberg, S. Bennett, and J. Smith. Trace cache: a low latency approach to high bandwidth instruction fetching. Tech Report 1310, CS Dept., Univ. of Wisc. - Madison, 1996. [10]D. Burger, T. Austin, and S. Bennett. "Evaluating future microprocessor: The simplescalar too set," Technical Report 1308, University of Wisconsin Madison Technical Report, July 1996. [11]Charles Price. MIPS IV Instruction Set, revision 3.1. MIPS Technologies, Inc., Mountain View, CA, January 1995. [12]Gurindar S. Sohi, "Instruction Issue Logic for High-performance, Interruptible, Multiple Functional Unit, " Pipelined Computers, IEEE Transaction on Computers, 39(3): 349 - 359, March 1990. [13]Kevin Skadron, M. Martonosi, and D.W. Clark, " Selecting a Single, Representative Sample for Accurate Simulation of SPECint Benchmarks " Tech Repor TR-595-99,Princeton Dept. of Computer Science,Jan. 1999.
|