|
[1] B. Rychlik B. Black and J.P. Shen. The Block-based Trace Cache. In Proceedings of the 26th Annual International Symposium on Computer Architecture(ISCA), pages 196--207, 1999. [2] Sue-Ling Chen. Performance Evaluation of A Trace Cache Engine. PhD thesis, Ph.D. thesis, Dept. of Computer Science and Technology, Tatung University, June 2000. [3] S. Bennett E. Rotenberg and J.E. Smith. Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching. In Proceedings of the 29th International Symposium on Microarchitecture(MICRO-29), December 1996. [4] S. Bennett E. Rotenberg and J.E. Smith. A Trace Cache Microarchitec-ture and Evaluation. In IEEE Transactions on Computers, volume 48, pages 111--120, February 1999. [5] Y. Sazeides J. Smith E. Rotenberg, Q. Jacobson. Trace Processors. In Computer Sciences Dept. and Dept. of Electrical and Computer Engi-neering. University of Wisconsin, 1997. [6] S. J. Patel. Delivering Instruction Bandwidth using a Trace Cache. In Ph.D. Dissertation. University of Michigan, 1999. [7] E. Rotenberg Q. Jacobson and J.E. Smith. Path-based Next Trace Pre-diction. In Proceedings of thirtieth Annual IEEE/ACM International Symposium on Microarchitecture(MICRO-30), pages 14--23, 1997. [8] N. Jouppi S. Palacharla and J. Smith. Complexity-effective superscalar processors. In Proceedings of the 24th Annual International Symposiumon Computer Architecture(ISCA), pages 206--218, June 1997. [9] Dezso Sima. Superscalar Instruction Issue. In IEEE Computer Society Circulation Department. [10] Y.N. Patt S.J. Patel, M. Evers. Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing. In Proceedings of the 25th Annual International Symposium on Computer Architecture(ISCA), pages 262--271, 1998.
|