(3.235.11.178) 您好!臺灣時間:2021/03/07 07:23
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果

詳目顯示:::

我願授權國圖
: 
twitterline
研究生:李孟冀
研究生(外文):Lee, Meng-Chih
論文名稱:AC3與MPEG通用傅立葉轉換硬體架構
論文名稱(外文):A COMMON TRANSFORM ENGINE FOR MPEG AND AC3 DECODER
指導教授:林登彬
學位類別:碩士
校院名稱:大同大學
系所名稱:電機工程研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2001
畢業學年度:89
語文別:英文
中文關鍵詞:傅立葉轉換硬體架構
外文關鍵詞:AC3MPEGSplit-radix FFT
相關次數:
  • 被引用被引用:0
  • 點閱點閱:282
  • 評分評分:系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔
  • 下載下載:17
  • 收藏至我的研究室書目清單書目收藏:0
近年來AC-3與MPEG已經成功的被應用到各種消費性產品上,尤其是各種數位視訊音樂CD、視訊的傳播。本篇論文介紹一顆單晶片提供一個提供一個共通的可完成AC-3與MPEG頻域時域轉換的共通硬體架構。這個架構使用了快速傅立葉轉換 (Fast Fourier transform) 的核心和一些額外的twiddle factor乘法及一些內部的隨機存取記憶體 (Random access memory) 來完成AC-3 與 MPEG的IMDCT。這個快速傅立葉轉換核心使用的是Split-radix 2/4/8 Algorithm。此結構為pipeline架構,適合處理8n點的FFT,只需將n個PE串接即可。這顆chip使用0.35um製程,面積是5400 um2。

The (MPEG) and Digital Audio Compression-3 (AC-3) audio standards have been adapted successfully into several promising consumer applications, notably digital videodisc and digital audio broadcast. This thesis introduce a single chip which have a common hardware engine that performs he frequency to time domain transform for both MPEG and Dolby AC-3 audio standards. The structure consists of the real fast Fourier transform (FFT) core with some additional multiplier unit and random access memory to do inverse modified cosine transform (IMDCT) in AC-3 and MPEG. The FFT core is implemented based on split-radix 2/4/8 algorithm. This architecture is pipeline structure and can be easily used on 8n-point FFT by adding n “PEs” (processing unit). The chip use 0.35 um process and its area is 5400 um2.

ABSTRACT (in Chinese) I
ABSTRACT (in English) II
AKNOWLEGDEMENT III
CONTENTS IV
LIST OF FIGURES VI
LIST OF TABLES IX
CHAPTER 1 INTRODUCTION
1.1 Motivation 1
CHAPTER 2 AN OVERVIEW OF DELTA-SIGMA CONVERTERS
2.1 Introduction 3
2.2 AC-3 Overview 3
2.3 AC-3 Coding System 4
2.3.1 AC-3 bit stream feature 6
2.4 Decoder Implementation Strategy 7
2.4.1 Decoder synchronization timing 8
2.4.2 Decoding input processing 9
2.4.3 Decoder output processing 12
2.5 MPEG Audio Coding 13
2.5.1 Overview 14
2.5.2 Specification 15
2.5.3 Decoding flow chart 16
CHAPTER 3 SUB-BAND FILTER BANK AND MDCT/IMDCT IN AC-3 AND MPEG
3.1 Introduction 18
3.2 Time Domain Aliasing Cancellation 19
3.3 Modified DCT in AC-3 22
3.4 The MDCT Algorithm using FFT 24
3.4.1 Fast implementation of MDCT 25
3.4.1.1 Long transform (Block switch is OFF) 25
3.4.1.2 Short transform for the first block 29
3.4.1.3 Short transform for the second block 29
3.5 The MPEG MDCT Algorithm Using FFT 30
CHAPTER 4 CHIP ARCHITECTURE
4.1 Fourier Transform Core 34
4.1.1 Split-radix FFT 34
4.1.2 Radix 2/8 algorithm 37
4.1.3 Split-radix 2/4/8 algorithm 40
4.1.4 FFT pipeline architecture 42
4.2 Twiddle Factor Generator 42
4.3 Complex Multiplications by WN/8, W3N/8 46
4.4 Delay consideration 47
4.5 Memory Organization 50
4.6 Controller signals 53
4.7 Chip Architecture Overview 54
4.8 Schematics 55
4.9 Simulation Results 60
CHAPTER 5 CONCLUSION
5.1 Conclusion 69
REFERENCES 71

[1]The United State Advanced Television Systems Committee (ATSC) Standard, “Digital Audio Compression (AC-3),” March, 1996.
[2]Steve Vernon, “Design and implementation of AC-3 Coders,” IEEE Transactions on Consumer Electronics, Vol. 41, No. 3, pp. 754 — 759, August 1996.
[3]Hideki Sakamoto, Yoshitaka, “A Dolby AC-3/MPEG1 Audio Decoder Core suitable for Audio/Visual System Integration,” IEEE Custom Integrated Circuits Conference, Vol. 1, No. 1, pp. 241 — 248, November 1996.
[4]Tsung-Han Tsai, Thou-Ho Chen, Liang-Gee Chen, “An MPEG Audio Decoder Chip,” IEEE Transactions On Consumer Electronics, Vol. 41, No. 1, pp. 89 — 96, February 1995.
[5]Davis Pan, “A Tutorial on MPEG/Audio Compression,” IEEE Multimedia, Vol. 22, pp. 60 — 71, summer 1995.
[6]John P. Princen, Alan Bernard Bradley, “Analysis/Synthesis Filter Bank Design Based on Time Domain Aliasing Cancellation,” IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. 34, No. 5, pp. 1153 — 1161, October 1986.
[7]P. P. Vaidyanathan, “A Tutorial on Multirate Digital Filter Banks,” IEEE International Symposium on Circuits and Systems, pp. 2241 — 2248, Vol. 3, 1988.
[8]Deepen Sinha, James D. Johnston “Audio Compression at Low Bit Rates Using a Signal Adaptive Switched Filterbank,” IEEE International Conference on Acoustics, Speech, and Signal Processing, pp. 1053 — 1056, Vol. 2, 1996.
[9]陳昱志, “A Study of AC-3 Audio Codec and Its Real-Time Software Implementation,” 國立台灣大學資訊工程研究所碩士論文, 1997
[10]P. Duhamel, H. Hollmann, “Split-radix FFT Algorithm,” Electronic Letters, vol. 20, no.1, pp.14 — 16. January 1984.
[11]Mark A. Richards, "On Hardware Implementation of the split-Radix FFT," IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. 36, No. 10, pp. 1575 — 1581, October. 1988.
[12]Thomas M. Hopkinson, G. Michael Butler, “A Pipelined, High-precision FFT Architecture,” IEEE Proceedings of the 35th Midwest Symposium on Circuits and Systems, Vol. 2, pp. 835 — 838, 1992.
[13]Yu Tai Ma, “A VLSI-Oriented Parallel FFT Algorithm,” IEEE Transactions on Signal Processing, Vol. 44, No. 2, pp. 445 — 448, February 1996.
[14]Shousheng He, Mats Torkelson, “Design and implementation of a 1024-point Pipeline FFT Processor,” IEEE 1998 Custom Integrated Circuits Conference, pp. 131 — 134
[15]Henrik V. Sorenden, Michael T. Heideman, C. Sidney Burrus, “On Computing the Split-Radix FFT,” IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. 34, No. 1, pp. 152 — 156, February 1996.
[16]A. N. Skodras, “Efficient Computation of the Split-Radix FFT,” IEE Proceedings-F, Vol. 39, No. 1, pp. 56 — 60, February 1992.
[17]Srinivasa R. Malladi, Seshagiri R. Myneni, Pardha V. Pothana, Magdy A. Bayoumi, “A High Speed Pipelined FFT Processor,” IEEE International Conference on Acoustics, Speech, and Signal Processing, Vol. 3, pp. 1609 — 1612, 1991.
[18]Michael T. Heideman, C. Sidney Burrus, “On the Number of Multiplications Necessary to Compute a Length-2n DFT,” IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. 34, No. 1, pp. 91 — 95, February 1986.
[19]Erling H Wold, Alvin M. Despain, “Pipeline and Parallel-Pipline FFT Processors for VLSI Implementations,” IEEE Transactions on Computers, Vol. 33, No. 5, pp. 414 — 425, May 1984.
[20]Jesus Garcia, Juan A Michell, Angel M. Buron, “VLSI Configurable Delay Commutator for a Pipeline Split Radix FFT Architecture,” IEEE Transactions on Signal Processing, Vol.47, No. 11, pp. 3098 — 3106, November 1999.
[21]Earl E. Swartzlander JR., Wendell K. W. Young, Saul J. Joseph, “A Radix 4 Delay Commutator for Fast Fourier Transform Processor Implementation,” IEEE Journal of Solid-State Circuits, Vol. 19, No. 5, pp. 702 — 709, October 1984.
[22]Guoan Bi, E. V. Jones, “A Pipeline FFT Processor for Word-Sequential Data,” IEEE Transactions on Acoustics, Speech, and Signal Processing, Vol. 37, No. 12, pp. 1981 — 1985, December 1989.

QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
系統版面圖檔 系統版面圖檔