|
[1] Chingwei Yeh; Yin-Shuin Kang; Shan-Jih Shieh; Jinn-Shyan Wang , “Layout techniques supporting the use of dual supply voltages for cell-based designs” , in Porc. of 36th Design Automation Conference, pages 62-67, 1999.[2] Chunhong Chen; Sarrafzadeh, M. , “Provably good algorithm for low power consumption with dual supply voltages”, Computer-Aided Design , pages 76-79 ,1999.[3] Chingwei Yeh; Yin-Shuin Kang , “A simulated annealing based method supporting dual supply voltages in standard cell placement” , Proceedings of the 1999 IEEE International Symposium on , Volume: 1 , pages 310-313 , 1999.[4] Vaishnav, H.; Pedram, M. , “PCUBE: A performance driven placement algorithm for low power designs” , Design Automation Conference, pages 72-77, 1993.[5] Holt, G.; Tyagi, A. , “GEEP: a low power genetic algorithm layout system” , IEEE 39th Midwest symposium on , Volume: 3 , pages 1337-1340 , 1996.[6] Sait, S.M.; Youssef, H.; Khan, J.A.; El-Maleh, A. , “Fuzzy simulated evolution for power and performance optimization of VLSI placement” , Proceedings. IJCNN '01. International Joint Conference on , Volume: 1, pages 738 -743 , 2001.[7]Dennis J.-H. Huang and Andrew B. Kahng , “Partitioning-Based Standard-Cell Global Placement with An exact Objective” , ISPD’97 , pages 18-25,1997.[8]Xiaojian Yang , Maogang Wang , Kenneth Eguro , and Majid Sarrafzadeh , “A Snap-On Placement Tool” , Proceeding of the international symposium on Physical design , page 153-158, 2000.[9] Maogang Wang , Xiaojian Yang , and Majid Sarrafzadeh , “Dragon2000:Fast Standard-Cell Placement for Large Circuits ,” in Proc. International Conference on Computer-Aided Design , pages260-263, 2000.[10] G.Karypis , R.Aggarwal , V.Kumar , and S.Shekhar , “Multilevel Hypergraph Partitioning:Applications in VLSI Domain ,” in Proc. IEEE Very Large Scale Integration Systems , pages69-79 , 1999.[11] Tony F. Chan , Jason cong , Tianming Kong , and Joseph R. Shinnerl , “Multilevel Optimization for Large-Scale Circuit Placement , ” IEEE Computer-Aided Design , pages171-176 , 2000.[12] Charles J. Alpert , Jen-Hsin Huang , and A. B. Kahng , “Multilevel Circuit Partitioning , “ IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems , pages655-667 , 1998.[13] George Karypis and Vipin Kumar , “Multilevel k-way Hypergraph Partitioning” , Design Automation Conference , pages 343-348 , 1999.[14] P.Agrawal , B.Narendran , and N.Shivakumar , “Multi-Way Partitioning of VLSI Circuits ,” in Proc. 9th International Conference on VLSI Design , pages 393-399 ,1995.[15] C. M. Fiduccia and R. M. Mattheyses , “A linear time heuristic for improving network partitions ,” in Proc. 19th IEEE Design Automation Conference , pages175-181 , 1982.[16]N. R. Quinn. “The placement problem as viewed from the physics of classical mechanics , “ Proceedings of the 12th Design Automation Conference , pages 173-178 , 1975.[17] Yih-Chih Chou , and Youn-Long Lin , “A Performance-Driven Standard-Cell Based on a Modified Force-Directed Algorithm ,” in Proc. of ISPD’01, pages24-29 , 2001.[18] S.H. Huang and J.Y. Lai , “A High-Speed VLSI Fuzzy Logic Controller with Pipeline Architecture “ , in the Proc. of IEEE International Conference on Fuzzy Systems , Vol. 3 , pp. 8-11 , 2001.
|