跳到主要內容

臺灣博碩士論文加值系統

(18.97.14.82) 您好!臺灣時間:2025/02/07 04:16
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:藍柏澍
研究生(外文):Bor-Shuh Lan
論文名稱:軟體無線電架構下多模態數位中頻降頻器設計與實現
論文名稱(外文):The Design and Implementation of Multi-mode Digital IF Downconverter for Software Defined Radio
指導教授:鄭獻勳繆紹綱繆紹綱引用關係
指導教授(外文):Shiann-Shiun JengShaou-Gang Miaou
學位類別:碩士
校院名稱:中原大學
系所名稱:電子工程研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2002
畢業學年度:90
語文別:中文
論文頁數:71
中文關鍵詞:數位中頻降頻器VHDL軟體定義無線電升/降取樣
外文關鍵詞:Software defined radioInterpolation / DecimationVHDLDigital IF Downconverter
相關次數:
  • 被引用被引用:9
  • 點閱點閱:412
  • 評分評分:
  • 下載下載:32
  • 收藏至我的研究室書目清單書目收藏:0
國際通訊聯盟(ITU)所制定之IMT-2000系統,其主要目標在於建立一個可全球漫遊、跨系統、跨網路的無縫隙之第三代行動通訊標準。而軟體定義無線電(Software Defined Radio)技術將傳統的硬體無線電平台轉換成更具彈性的軟體無線電平台,以支援多樣化之無線通訊標準。本論文以軟體無線電的概念,去實現適用於GSM、IS-95及W-CDMA系統之多模態數位中頻降頻器。
本論文所設計之高效率中頻處理架構,可透過參數化的設定達到多模態之應用。其中擁有高解析度的數值控制振盪器(Numerical Controlled Oscillator; NCO),負責載波通道的選擇;高效率的CIC (Cascaded Integrator Comb)濾波器,提供寬範圍的升/降取率,達到窄頻和寬頻信號的擷取;而可程式規劃的FIR(Finite Impulse Response)濾波器,用以濾除頻帶外不需要的信號。此外本論文也針對有限位元長度之處理,進行定點運算模擬及評估,預測出數值截斷誤差(Truncation Error)、係數量化誤差(Quantization Error)、捨位誤差 (Round Off Error)及數值溢位誤差(Overflow Error)對系統所造成的影響,最後估算出符合系統需求之硬體架構。最後利用數位硬體描述語言VHDL,完成硬體的RTL設計,再利用Altera Max+plusII發展軟體作電路的合成(Logic Synthesis)、電路配置與繞線(Place & Route)以及時序驗證(Timing Verification),完成多模態數位中頻降頻器之設計與實現。
The objective of the IMT-2000 system drawn up by ITU is to establish a seamless third generation mobile communication standard with the function of global roaming across any systems and networks. Software defined radio technique migrates the traditional hardware radio platforms to flexible software radio platforms that can support multiple air interface standards. In this thesis, we design a multi-mode digital IF downconverter for GSM、IS-95 and W-CDMA systems based on the concept of software defined radio.
In this thesis, we design an efficient IF processing architecture that can support multi-mode application via the download parameters. The high resolution Numerical Controlled Oscillator (NCO) allows carrier channels to be selected from a wide frequency band. The high efficient Cascaded Integrator Comb (CIC) filters with wide range interpolation /decimation rate can extract both desired narrowband and wideband signals. The programmable Finite Impulse Response (FIR) filter aims to reject the out of band signal. Furthermore, this thesis also uses fixed-point simulation to predict the errors caused by truncation, quantization, round-off and overflow for finite wordlength processing. Finally, we adopt hardware description language ‘VHDL’ for RTL design, and use Altera Max+PlusII development software to accomplish logic synthesis, circuit place & route and timing verification to complete the multi-mode digital IF downconverter design.
目錄
摘要..................................................................i
Abstract..............................................................ii
誌謝..................................................................iii
目錄..................................................................iv
圖目..................................................................vii
表目..................................................................xii
第一章 緒論
1.1 研究動機.........................................................1
1.2 研究目的.........................................................2
1.3 研究方法及步驟...................................................4
第二章 軟體無線電接收機之數位中頻處理架構
2.1 現存數位中頻降頻器技術...........................................5
2.1.1 Harris HSP50214B可程式規劃降頻器..............................5
2.1.2 效率型多通道數位降頻器........................................6
2.1.3 Analog Devices AD6620 信號處理器..............................7
2.2 數位中頻降頻器架構...............................................8
2.3 軟體無線電架構下多模態數位中頻降頻處理...........................10
第三章 系統設計及模擬
3.1 子系統的分析及設計...............................................12
3.1.1 數值控制振盪器................................................12
3.1.1.1 IIR振盪器..................................................12
3.1.1.2 CORDIC演算法...............................................13
3.1.1.3 相位累加振盪器.............................................15
3.1.2 CIC濾波器.....................................................17
3.1.3 分數比取樣率轉換..............................................19
3.1.4 FIR濾波器.....................................................21
3.2 系統定點模擬.....................................................24
3.3 定點模擬結果.....................................................26
第四章 數位中頻降頻器硬體實現
4.1 系統整合硬體實現.................................................31
4.2 子系統硬體實現、時序模擬及驗證...................................32
4.2.1 微處理機介面子系統之實現......................................32
4.2.2 數值控制振盪器及混波器子系統之實現............................35
4.2.3 CIC濾波器實現.................................................36
4.2.3.1 CIC濾波器輸入信號增益調整...................................36
4.2.3.2 CIC升/降取樣濾波器實現.....................................36
4.2.3.3 CIC升/降取樣濾波器時序模擬及驗證...........................37
4.2.4 分數比轉換器實現..............................................39
4.2.5 FIR濾波器實現................................................41
4.2.5.1 分散式算術法則.............................................41
4.2.5.2 2-位元平行分散式算術演算法.................................44
4.2.5.3 48階對稱FIR濾波器實現......................................45
4.2.5.4 FIR濾波器時序模擬及驗證....................................49
4.3 系統設計驗證.....................................................50
4.4 硬體實現面積及效能...............................................54

第五章 總結
5.1 結論.............................................................55
5.2 系統應用.........................................................56
5.3 未來展望.........................................................57
參考文獻..............................................................58
附錄一:ROM1~ROM8 FIR濾波器查表係數值.................................60
附錄二:W-CDMA時序模擬波型圖..........................................62
附錄二:IS-95時序模擬波型圖...........................................65
附錄二:GSM時序模擬波型圖.............................................68
[1]J. E. Gunn, K. S. Barron, and W. Ruczczyk, “A Low-Power DSP Core-Based Software Radio Architecture,” IEEE Journal on Communication, Vol. 17, Iss. 4, pp. 574-590, April 1999.[2]Harris Semiconductor, HSP50214B Data Sheet,Programmable Down- converter, 1999.[3]陳逸民,陳勝傑,“軟體無線電架構下數位升/降頻器設計與實現”, 2000全國電信研討會,中原大學電子系。[4]Analog Device Corporation, AD6620 Data Sheet, Digital Receiver Signal Processor, 2001.[5]D. B. Chester, Harris Semiconductor, “Digital IF Filter Technology for 3G System: An Introduction,” IEEE Communication Magazine, Feb. 1999.[6]M. Iian, W. H. Yung and B. Songrong, “An Efficient IF Architecture for Dual-Mode GSM / W-CDMA Receiver of a Software Radio,” IEEE International Workshop on Mobile Multimedia Communications, pp. 21-24, Nov. 1999.[7]E. B. Hogenauer, “An economical class of digital filters for decimation and interpolation,” IEEE Transactions on Acoustics, Speech, Signal processing, vol. ASSP-29, pp. 155-162, April 1981.[8]L. Wasserman and A. N. Willson Jr., “A Variable-Rate Filtering System For Digital Communication,” IEEE International Conference on Acoustics Speech, and Signal, vol. 3, pp. 1497-1500, March 1999.[9]M. E. Frerking, “Digital Signal Processing in Communication Systems,” van nostrand reinhold, 1994.[10]S. S. Kadam and M. L. Johnson,"Cordic implementation of digital heterodyne filter in VLSI," Conference Record of the Thirty-Fifth Asilomar Conference on Signals, Systems and Computers,vol. 1, pp. 529-532, Nov. 2001.[11]Altera Corporation, “NCO Compiler MegaCore Function User Guide,” April 2000.[12]H. W. Wang, C. F. Chan and C. S. Choy, “High Speed CMOS Digital to Analog Converter With Linear Interpolator,” IEEE Transactions on Consumer Electronics, Vol. 46, Iss. 4, pp. 1137-1142, Nov. 2000.[13]A. V. Oppenheim, R. W. Schafer and J. R. Buck, Discrete-Time Signal Processing, 2nd Ed., ch7, Prentice Hall.[14]Altera Corporation,“Numerical Control Oscillator Megafunction,“Ver. 1.01, Feb. 1998.[15] A. Garcia, U. Meyer-Baese and F. Taylor, “Pipelined Hogenauer CIC filters using field-programmable logic and residue number system,” IEEE International Conference on Acoustics, Speech and Signal Processing, vol. 2, pp. 1373-1377, 1998.[16]W. S. Song, “VLSI bit-level systolic array for radar front-end signal processing,” Conference Record of the Twenty-Eighth Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 1407-1411, 1994.[17]C. L Wang, C. H. Wei and S. H. Chen, ”Efficient bit-level systolic array implementation of FIR and IIR digital filters,” IEEE Journal on Selected Areas in Communications, Vol. 6, Iss. 3, pp. 484-483, April 1988.[18]T. J. Moeller and D. R. Martinez, “Field programmable gate array based radar front-end digital signal processing,” Seventh Annual IEEE Symposium on FCCM ''99, pp. 178-187, 1999.[19]Z. Wu, C. Luo, X. Su and X. Xu,“Digital filter implementation for software radio,” IEEE VTC 2001 Spring, Vol. 3, pp. 1902-1906, 2001.[20]L. Mintzer “Digital filtering in FPGAs,” Conference Record of the 28th Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 1373-1377, 1994.[21]黃穎聰, “FPGA Design Practices in DSP & Digital Communication,” 2000年FPGA 教學、研究及系統發展研習會,亞東技術學院。[22]B. Allaire and B. Fischer,“Block Adaptive Filter,” Xilinx Application Note, XAPP 055, January 1997.[23]Altera Corporation, FLEX10K Data Sheet, 1999.
電子全文 電子全文(本篇電子全文限研究生所屬學校校內系統及IP範圍內開放)
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top