|
[1]J. E. Gunn, K. S. Barron, and W. Ruczczyk, “A Low-Power DSP Core-Based Software Radio Architecture,” IEEE Journal on Communication, Vol. 17, Iss. 4, pp. 574-590, April 1999.[2]Harris Semiconductor, HSP50214B Data Sheet,Programmable Down- converter, 1999.[3]陳逸民,陳勝傑,“軟體無線電架構下數位升/降頻器設計與實現”, 2000全國電信研討會,中原大學電子系。[4]Analog Device Corporation, AD6620 Data Sheet, Digital Receiver Signal Processor, 2001.[5]D. B. Chester, Harris Semiconductor, “Digital IF Filter Technology for 3G System: An Introduction,” IEEE Communication Magazine, Feb. 1999.[6]M. Iian, W. H. Yung and B. Songrong, “An Efficient IF Architecture for Dual-Mode GSM / W-CDMA Receiver of a Software Radio,” IEEE International Workshop on Mobile Multimedia Communications, pp. 21-24, Nov. 1999.[7]E. B. Hogenauer, “An economical class of digital filters for decimation and interpolation,” IEEE Transactions on Acoustics, Speech, Signal processing, vol. ASSP-29, pp. 155-162, April 1981.[8]L. Wasserman and A. N. Willson Jr., “A Variable-Rate Filtering System For Digital Communication,” IEEE International Conference on Acoustics Speech, and Signal, vol. 3, pp. 1497-1500, March 1999.[9]M. E. Frerking, “Digital Signal Processing in Communication Systems,” van nostrand reinhold, 1994.[10]S. S. Kadam and M. L. Johnson,"Cordic implementation of digital heterodyne filter in VLSI," Conference Record of the Thirty-Fifth Asilomar Conference on Signals, Systems and Computers,vol. 1, pp. 529-532, Nov. 2001.[11]Altera Corporation, “NCO Compiler MegaCore Function User Guide,” April 2000.[12]H. W. Wang, C. F. Chan and C. S. Choy, “High Speed CMOS Digital to Analog Converter With Linear Interpolator,” IEEE Transactions on Consumer Electronics, Vol. 46, Iss. 4, pp. 1137-1142, Nov. 2000.[13]A. V. Oppenheim, R. W. Schafer and J. R. Buck, Discrete-Time Signal Processing, 2nd Ed., ch7, Prentice Hall.[14]Altera Corporation,“Numerical Control Oscillator Megafunction,“Ver. 1.01, Feb. 1998.[15] A. Garcia, U. Meyer-Baese and F. Taylor, “Pipelined Hogenauer CIC filters using field-programmable logic and residue number system,” IEEE International Conference on Acoustics, Speech and Signal Processing, vol. 2, pp. 1373-1377, 1998.[16]W. S. Song, “VLSI bit-level systolic array for radar front-end signal processing,” Conference Record of the Twenty-Eighth Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 1407-1411, 1994.[17]C. L Wang, C. H. Wei and S. H. Chen, ”Efficient bit-level systolic array implementation of FIR and IIR digital filters,” IEEE Journal on Selected Areas in Communications, Vol. 6, Iss. 3, pp. 484-483, April 1988.[18]T. J. Moeller and D. R. Martinez, “Field programmable gate array based radar front-end digital signal processing,” Seventh Annual IEEE Symposium on FCCM ''99, pp. 178-187, 1999.[19]Z. Wu, C. Luo, X. Su and X. Xu,“Digital filter implementation for software radio,” IEEE VTC 2001 Spring, Vol. 3, pp. 1902-1906, 2001.[20]L. Mintzer “Digital filtering in FPGAs,” Conference Record of the 28th Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 1373-1377, 1994.[21]黃穎聰, “FPGA Design Practices in DSP & Digital Communication,” 2000年FPGA 教學、研究及系統發展研習會,亞東技術學院。[22]B. Allaire and B. Fischer,“Block Adaptive Filter,” Xilinx Application Note, XAPP 055, January 1997.[23]Altera Corporation, FLEX10K Data Sheet, 1999.
|