|
[1] Marr, Ken, Manning, and H. Montgomery, “Static Random Access Memory,” U.S. Patent 6044011, 2000. [2] T. Iwata, “A evaluation of memory cell leakage at 16Mbit DRAM,” in Proc. Institute of Electronics Information and Communication Engineers, Mar 1995. [3] K. Noda, K. Matsui, S. Ito, S. Masuoka, H. Kawamoto, N. Ikezawa, K. Takeda, Y. Aimoto, N. Nakamura, H. Toyoshima, T. Iwasaki, and T. Horiuchi, “An ultra-high-density high-speed loadless four-transistor SRAM macro with a dual-layered twisted bit-line and a triple-well shield,” in Proc. IEEE Custom Integrated Circuits Conf., pp. 283 -286, 2000. [4] K. Takeda, Y. Aimoto, N. Nakamura, H. Toyoshima, T. Iwasaki, K. Noda, K. Matsui, S. Itoh, S. Masuoka, T. Horiuchi, A. Nakagawa, K. Shimogawa, and H. Takahashi, “A 16Mb 400MHz Loadless CMOS Four-Transistor SRAM Macro”, IEEE J. Solid-State Circuits, vol. 35, pp. 1631-1640 , Nov. 2000. [5] J.P.A. van der Wagt, “Tunneling-Based SRAM”, in Proc. IEEE,” vol. 87, pp. 571-595, April 1999. [6] A. Seabaugh, B. Brar, T. Broekaert, G. Frazier, F. Morris, P. van der Wagt, and E. Beam, “Resonant Tunneling Circuit Technology: Has it Arrived?, ” Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 19th Annual , pp. 119 -122, 1997. [7] Eaton, “A 100 Nanosecond 64K Dynamic RAM using Redundancy Techiques,” IEEE International Solid-State Circuits Conference, 1981. [8] Reese, “A 4K×8 Dynamic RAM with Self Refresh,” IEEE International Solid-State Circuits Conference, pp. 84-85, 1981. [9] Y. Kagenishi, H. Hirano, A. Shibayama, H. Kotani, N. Moriwaki, M. Kojima, and T. Sumi, “Low power self refresh mode DRAM with temperature detecting circuit,” VLSI Circuits, Digest of Technical Symposium, pp 43 -44, 1993. [10] See Chu, “A 5 Volt 4K×8 Quasi Static Ram,” IEEE International Solid-State Circuits Conference, pp.156-157, 1979. [11] H. Yamauchi, T. Iwata, A. Uno, M. Fukumoto, and T. Fujita, “A circuit technology for a self-refresh 16 Mb DRAM with less than 0.5 /spl mu/A/MB data-retention current,” IEEE J. Solid-State Circuits, vol. 30, pp. 1174 —1182, Nov. 1995. [12] K. Sato, K. Kenmizaki, S. Kubono, T. Mochizuki, H. Aoyagi, M. Kanamitsu, S. Kunito, H. Uchida, Y. Yasu, A. Ogishima, S. Sano, and H. Kawamoto, “A 4-Mb pseudo SRAM operating at 2.6+or-1 V with 3- mu A data retention current,” IEEE J. Solid-State Circuits, vol. 26, pp. 1556 —1562, Nov. 1991. [13] T. Shinoda, “A 60ns 1Mb Pseudo static RAM with high speed modes,” European Solid-State Circuits Conference, pp. 44-46, 1986. [14] T. Sakurai, “A 1Mb virtually Static RAM,” IEEE International Solid-State Circuits Conference, pp. 252-253, Feb. 1986. [15] K. Sawada, T. Sakurai, K. Nogami, K. Sato, T. Shirotori, M. Kakuma, S. Morita, M. Kinugawa, T. Asami, K. Narita, J. Matsunaga, A. Higuchi, M. Isobe, and T. Iizuka, “A 30- mu A data-retention pseudostatic RAM with virtually static RAM mode,” IEEE J. Solid-State Circuits, vol 23, pp. 12 —19, Feb. 1988. [16] D.D. Lee, and R.H. Katz, “Non-refreshing dynamic RAM for on-chip cache memories,” VLSI Circuits, Digest of Technical 1990 Symposium, pp. 111-112, 1990. [17] Frenkil, L. Gerald, Golson, and E. Steven, “Hidden Refresh of A Dynamic Random Access Memory,” U.S. Patent 5193072, 1993. [18] T. Sakurai, K. Nogami, K. Sawada, and T. Iizuka, “Transparent-refresh DRAM (TReD) using dual-port DRAM cell,” in Proc. IEEE Custom Integrated Circuits Conference, pp. 4.3/1-4.3/4, 1988.
|