|
[1] M. Alidina, J. Monteiro, S. Devadas, A. Ghosh and M. Papaefthymiou, “Precomputation-based sequential logic optimization for low power,” in IEEE Transactions on VLSI System, Vol. 2, pp. 426-436, December 1994. [2] Gary Yeap, Practical Low Power Digital VLSI Design, Kluwer Academic Publishers, 1998. [3] A. Mota, J. Monteiro, and A. Oliveira, “Power optimization of combinational modules using self-timed precomputation,“ in Proceedings of the 1998 IEEE International Symposium, Pages 17 -20, vol.2, 1998. [4] T. Schuele and A.P. Stroele, “Scheduling tests for low power built-in self-test,“ in The 2001 IEEE International Symposium , Vol. 5, 2001. [5] S. Gerstendorfer and H.-J. Wunderlich, “ Minimized power consumption for scan-based BIST,“ in Test Conference Proceedings International, Pages 77 -84, 1999. [6] S. J. Wang and Paul, “Structural Presomputation Design Low Power,” in Department of Computer Science National Chung-Hsing University, June 2001. [7] S. J. Wang and Tedhong, “State Assignment for Low Power Consumption in Sequential Circuits,” in Department of Computer Science National Chung-Hsing University, June 2001. [8] SIS: A System for Sequential Circuit synthesis is implemented by Electronics Research Laboratory in Department of EE and CS, University of California, Berkley, 4 May 1992. [9] ESPRESSO: A System for collapse a network and minimize with a two-level minimizer is implemented by Electronics Research Laboratory in Department of EE and CS, University of California, Berkley, 4 May 1992. [10] Kun-Lin Tsai and Feipei Lai, ”Refunction based Multipartition Architecture for Low Power Circuit Design,” in Department of Computer Science and Information Engineering National Taiwan University, June 2001. [11] Feipei Lai, ”An Efficient Area-Oriented Algorithm For Low Power Bipartition-Codec Architecture,” in Department of Computer Science and Information Engineering National Taiwan University, June 2001. [12] M. Damiani and G. De Micheli, “Observability Don’t Care sets and boolean relations,” in IEEE Int’l Conf. Digest of Technical Papers, pp. 502-505, 1990. [13] Jia-Zheng Liu, De-Sheng Chen, and Bi-Cheng Zhang, “Low Switching Technology Decomposition,” in Department of Computer Science FCU, June 2000. [14] Z. J. Lemnios and K. J. Gabriel, “Low-Power Electronics,” in IEEE Design & Test of Computers, pp. 8-13, winter 1994. [15] A. Ghosh, S. Devadas, K. Keutzer, and J. White, “Estimation of Average Switching in Combinational and Sequential Circuits,” in Proceedings of the 27th Design Automation Conference, pp. 253-259, June 1992. [16] J. Monteiro, S. Devadas, and B. Lin, “A Methodology for Efficient Estimation of Switching in Sequential Logic Circuits,” in Proceedings of the 31st Design Automation Conference, pp. 12-17, June 1994. [17] Anantha P. Chandrakasan, Samuel Sheng, and Robert W. Brodersen, “Low-power CMOS digital design,” in IEEE Journal of Solid-State Circuits, Vol. 27, pp. 6-13, April 1992. [18] N. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective, secnod ed., Addison-wesley, 1992 [19] S. Muroga, Y. Kambayashi, H. C. Lai, and J. N. Culliney, ”The transduction method — design of logic networks based on permissible functions,” in IEEE Transactions on Computers, vol. 38, pp. 1404-1424, Oct. 1989. [20] L. Benini, G. De Micheli, A. Macii, E. Macii, M. Poncino, and R. Scarsi, “Glistch power minimization by selective gate freezing,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8 No.3, pp. 287-298, June 2000. [21] C. Y. Tsui, M. Pedram, and A. Despain, “Exact and approximate methods for switching estimation in sequential logic ircuits,” in Proc. 31st Design Automation Conf., pp. 18-23, June 1994. [22] K. Roy and S. Prasad, “SYCLOP: Synthesis of CMOS logic for low power applications,” in Proc. Int. Conf. Computer Design: VLSI in Computers and Processors, pp. 464-267, Oct. 1992. [23] V. Tiwari, S. Malik, and P. Ashar, “Guarded evaluation: pushing power management to logic synthesis/design,” in IEEE Transactions , Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, pp1051 —1060, Oct. 1998. [24] H. Kapadia, L. Benini, and G. De Micheli, “Reducing switching on datapath buses with control-signal gating,” in IEEE Journal of Solid-State Circuits, Vol. 34, pp. 405 —414, March 1999. [25] F. Najm, “Transition density, a stochastic measure of activity in digital circuits,” in Proc. 28th Design Automation Conf., pp. 644-649, June 1991. [26] J. Monteiro, S. Devadas, and A. Ghosh, “Retiming sequential circuits for low power,” in Proc. Int. Conf. Computer-Aided Design, pp. 398-402, Nov. 1993. [27] L. Benini and G. De Micheli, “State assignment for low power disipation,” in IEEE Journal of Solid-State Circuits, Vol. 30, pp. 258 —268, March 1995. [28] D. Somasekhar and K. Roy, “Differential current switch logic: a low power DCVS logic family,” in IEEE Journal of Solid-State Circuits, Vol. 31, pp. 981 —991, 1996. [29] Y.K. Tan and Y.C. Lim “Self-timed precharge Latch,” in Int’l Symp. Circuits and Systems, Vol. 1, pp. 566 —569, 1990. [30] Shyh-Jye Jou and I-Yao Chuang, “Low-power globally asynchronous locally synchronous design using self-timed circuit technology,” in Proc. Int’l Symp. Circuits and Systems , Vol. 3 , pp. 1808 —1811, 1997. [31] L. Benini, P. Siegel, and G. De Micheli, “Saving power by synthesizing gated clocks for sequential circuits,” in IEEE Design & Test of Computers , Vol. 11, pp. 32 —41, Winter 1994. [32] N. Bellas, I.N. Hajj, C.D. Polychronopoulos, and G. Stamoulis, “Architectural and compiler techniques for energy reduction in high-performance microprocessors,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 8, pp. 317-326, June 2000.
|