跳到主要內容

臺灣博碩士論文加值系統

(54.173.214.227) 您好!臺灣時間:2022/01/29 15:30
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:劉威廷
研究生(外文):Waiting Liu
論文名稱:關於線性回饋移位暫存器特徵多項式之選擇的研究
論文名稱(外文):A Study on the Selection of LFSR's Characteristic Polynomial
指導教授:王行健
學位類別:碩士
校院名稱:國立中興大學
系所名稱:資訊科學研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2002
畢業學年度:90
語文別:中文
論文頁數:46
中文關鍵詞:BISTLFSRCharacteristic Polynomial
外文關鍵詞:內建式自我測試線性回饋移位暫存器特徵多項式
相關次數:
  • 被引用被引用:0
  • 點閱點閱:1285
  • 評分評分:
  • 下載下載:177
  • 收藏至我的研究室書目清單書目收藏:0
本篇論文的基本構想則是建立在Test-per-Clock之上,主要的方向有兩個,第一,我們分析了特徵多項式和Seed這兩個參數在線性回饋移位暫存器為測試向量產生器對於測試長度的影響。它顯示了若是謹慎的選擇一組較好的特徵多項式,和選擇一組較好的Seed,對於測試長度幾乎有著相同效果的影響。第二,我們提供了一個選擇特徵多項式的方法,能夠找到一組較佳的特徵多項式,使得能夠有效的減短以線性回饋移位暫存器為測試向量產生器的測試長度,其效果平均可以達到50% 左右的減短,不但沒有增加任何額外的硬體面積,而且也可以達到我們所期望的錯誤函蓋率。

第一章 簡介…………………………………………………………1
1.1 研究動機………………………………………………………1
1.2 研究目標……………………………………………………………2
第二章 背景知識……………………………………………………3
2.1 內建式自我測試………………………………………………3
2.2 線性回饋移位暫存器…………………………………………5
2.3 特徵多項式……………………………………………………8
2.3.1 特徵多項式簡介…………………………………………8
2.3.2 基本特徵多項式與非基本特徵多項式…………………10
2.4 何謂Reseeding………………………………………………12
第三章 特徵多項式的影響………………………………………14
3.1 基本構想………………………………………………………14
3.2 特徵多項式和Seed模型………………………………………15
3.3 特徵多項式的初步實驗………………………………………18
3.3.1 測試向量的倒推法………………………………………18
3.3.2 兩種線性回饋移位暫存器的特徵多項式………………………19
3.3.3 倒推法所遇到的困難……………………………………21
第一章 特徵多項式的實驗步驟及演算法………………………23
4.1 初步驗証………………………………………………………23
4.2 較小電路的實驗………………………………………………23
4.3 較佳特徵多項式的演算法……………………………………27
4.4 Separate Method……………………………………………34
第二章 實驗結果…………………………………………………36
5.1 實驗結果……………………………………………………36
5.2 Separate Method實驗結果…………………………………39
第六章 結論及未來方向………………………………………………41
附錄A……………………………………………………………………42
參考文獻………………………………………………………………43

[1] R. Li, H. Chen, J. Yang, Z. Zhang; Y. Shi, L. Shi, “A new low power BIST methodology by altering the structure of linear feedback shift registers,” 4th International Conference, 2001, Page(s): 646 —649
[2] S.J. Wang; S.N. Chiou, “Generating efficient tests for continuous scan,” Design Automation Conference, 2001, Page(s): 162 —165
[3] S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, B. Courtois, “Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers,” Computers, IEEE Transactions, 1995, Page(s): 223 —233
[4] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, “Circuit partitioning for low power BIST design with minimized peak power consumption,” Test Symposium, 1999, Page(s): 89 —94
[5] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, “A test vector inhibiting technique for low energy BIST design,” VLSI Test Symposium, 1999, Page(s): 407 —412
[6] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, J. Figueras, S. Manich, P. Teixeira, M. Santos, “Low-energy BIST design: impact of the LFSR TPG parameters on the weighted switching activity,” IEEE International Symposium, 1999, Page(s): 110 -113
[7] S. Manich, A. Gabarro, M. Lopez, J. Figueras, P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, P. Teixeira, M. Santos, “Low power BIST by filtering non-detecting vectors,” Test Workshop 1999. Proceedings. European, 1999, Page(s): 165 -170
[8] D. Bakalis, E. Kalligeros, D. Nikolos, H.T. Vergos, G. Alexiou, “Low power BIST for Wallace tree-based multipliers,” Quality Electronic Design, 2000. ISQED 2000. Proceedings. IEEE 2000 First International Symposium on , 2000, Page(s): 433 —438
[9] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, “An adjacency-based test pattern generator for low power BIST design,” Test Symposium, 2000. (ATS 2000). Proceedings of the Ninth Asian, 2000, Page(s): 459 —464
[10] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, “Low power BIST design by hypergraph partitioning: methodology and architectures,” Test Conference, 2000, Page(s): 652 -661
[11] P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, H.J. Wunderlich, “A modified clock scheme for a low power BIST test pattern generator,” VLSI Test Symposium, 19th IEEE Proceedings on. VTS 2001 , 2001, Page(s): 306 —311
[12] D. Kagaris, S. Tragoudas, “LFSR/SR pseudoexhaustive TPG in fewer test cycles,” Defect and Fault Tolerance in VLSI Systems, 1999. DFT '99. International Symposium, 1999, Page(s): 130 -138
[13] D. Gizopoulos, N. Kranitis, A. Paschalis, M. Psarakis, Y. Zorian, ”Effective low power BIST for datapaths,” Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings, 2000, Page(s): 757
[14] D. Kagaris, S. Tragoudas, “Pseudoexhaustive TPG with a provably low number of LFSR seeds,” Computer Design, 2000. Proceedings. 2000 International Conference on, 2000, Page(s): 42 -47
[15] F. Corno, M. Rebaudengo, M.S. Reorda, G. Squillero, M. Violante, “Low power BIST via non-linear hybrid cellular automata,” VLSI Test Symposium, 2000. Proceedings. 18th IEEE, 2000, Page(s): 29 -34
[16] D. Gizopoulos, N. Krantitis, A. Paschalis, M. Psarakis, Y. Zorian, “Low power/energy BIST scheme for datapaths,” VLSI Test Symposium, 2000. Proceedings. 18th IEEE, 2000, Page(s): 23 -28
[17] X. Zhang, K. Roy, “Peak power reduction in low power BIST,” Quality Electronic Design, 2000. ISQED 2000. Proceedings. IEEE 2000 First International Symposium on , 2000, Page(s): 425 -432
[18] S. Swaminathan, K. Chakrabarty, “A deterministic scan-BIST architecture with application to field testing of high-availability systems,” Custom Integrated Circuits, 2001, IEEE Conference on, 2001, Page(s): 259 -262
[19] W. Seongmoon, S.K. Gupta, “DS-LFSR: a new BIST TPG for low heat dissipation,” Test Conference, 1997. Proceedings, International, 1997, Page(s): 848 -857
[20] F. Corno, M. Rebaudengo, M.R. Sonza, M. Violante, “Optimal vector selection for low power BIST,” Defect and Fault Tolerance in VLSI Systems, 1999. DFT '99. International Symposium on, 1999, Page(s): 219 —226
[21] M.L. Flottes, C. Landrault, A. Petitqueux, “Design for sequential testability: an internal state reseeding approach for 100 % fault coverage,” Test Symposium, 2000. (ATS 2000). Proceedings of the Ninth Asian, 2000, Page(s): 404 —409
[22] F. Corno,M. Rebaudengo, M.S. Reorda, M. Violante, “A new BIST architecture for low power circuits,” Test Workshop 1999. Proceedings. European, 1999, Page(s): 160 -164
[23] C.V. Krishna, A. Jas, N.A. Touba, “Test vector encoding using partial LFSR reseeding,” Test Conference, 2001. Proceedings. International, 2001, Page(s): 885 —893
[24] E.M. Rudnick, J.G. Holm, D.G. Saab, J.H. Patel, “Application of simple genetic algorithms to sequential circuit test generation,” European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings, 1994, Page(s): 40 -45
[25] E. Kalligeros, X. Kavousianos, D. Bakalis, D. Nikolos, “New reseeding technique for LFSR-based test pattern generation,” On-Line Testing Workshop, 2001. Proceedings. Seventh International, 2001, Page(s): 80 -86
[26] S. Chiusano, S. Di Carlo, P. Prinetto, H.-J. Wunderlich, “On applying the set covering model to reseeding,” Design, Automation and Test in Europe, 2001, Page(s): 156 -160
[27] S. Hellebrand, H.G. Liang, H.-J. Wunderlich, “A mixed mode BIST scheme based on reseeding of folding counters,” Test Conference, 2000. Proceedings. International, 2000, Page(s): 778 —784
[28] S. Chiusano, P. Prijetto, H.-J. Wunderlich, ”Non-intrusive BIST for systems-on-a-chip,” Test Conference, 2000. Proceedings. International, 2000, Page(s): 644 -651
[29] S. Cataldo, S. Chiusano, P. Prijetto, H.-J. Wunderlich, “Optimal hardware pattern generation for functional BIST,” Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings, 2000, Page(s): 292 -297
[30] I.M. Bland, G.M. Megson, “Systolic random number generation for genetic algorithms,” Electronics Letters, 1996, Page(s): 1069 -1070
[31] Zacharia, N.; Rajski, J.; Tyszer, J. “Decompression of test data using variable-length seed LFSRs” VLSI Test Symposium, 1995. Proceedings, 13th IEEE , 1995, Page(s): 426 —433
[32] S. Venkataraman, J. Rajski, S. Hellebrand, S. Tarnick, “An Efficient Bist Scheme Based On Reseeding Of Multiple Polynomial Linear Feedback Shift Registers,” Computer-Aided Design, 1993. ICCAD-93. Digest of Technical Papers, 1993 IEEE/ACM International Conference on, 1993, Page(s): 572 —577
[33] S. Hellebrand, B. Reeb, S. Tarnick, H.-J. Wunderlich, “Pattern generation for a deterministic BIST scheme,” Computer-Aided Design, 1995. ICCAD-95. Digest of Technical Papers, 1995 IEEE/ACM International Conference on, 1995, Page(s): 88 -94
[34] M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, M. Papaefthymiou, “Precomputation-based sequential logic optimization for low power,” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 2 Issue: 4 , Dec. 1994, Page(s): 426 -436

QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top