|
[1] Quader, K.N.; Ko, P.K.; Chenming Hu, “Projecting CMOS circuit hot-carrier reliability from DC device lifetime” IEDM, p. 511, 1993. [2] C. Hu, s. c. Tam, F, C, Hsu, P. K. Ko, T. Y. Chan, and K. W. Terrill, “Hot-Carrier-Induced degradation –model, monitor, and improvement,” IEEE Trans. Electron Devices, vol.ED-23, p. 375, 1985. [3] E. Takeda, Y. Ohji, and H. Hume, “High field effects in MOSFETs,” IEDM Tech. Dig., p. 60, 1985. [4] F. C. Hsu, and S. Tam, “Relationship between MOSFET degradation and hot-electron induced interface-state generation,” IEEE Electron Device Lett., vol. EDL-5, p. 50, 1984. [5] K. N. Quader, P. K. Ko, and C. Hu, “Simulation of CMOS circuit degradation due to hot-carrier effects,” in Proc. IRPS, p. 16, 1992. [6] Doyle, B.; Bourcerie, M.; Marchetaux, J.-C.; Boudou, A., “Interface state creation and charge trapping in the medium-to-high gate voltage range (V/sub d//2or=V/sub d/) during hot-carrier stressing of n-MOS transistors” IEEE Trans. Electron Devices, vol. 37, p. 744, 1990. [7] Shian Aur and Richard A. Chapman, “Gate Oxide Thickness Effect on Hot Carrier Reliability in 0.35μm NMOS Device” IRPS, p. 48, 1994. [8] L. P. Chiang, C.W. Tsai, T. Wang, “Auger Recombination Enhanced Hot Carrier Degradation in nMOSFETs with Positive Substrate Bias: VLSI Tech., p. 132, 2000. [9] E. Li, e. Rosenbaum, L. F. Register, J. Tao and P. Fang, “Hot Carrier Induced Degradation in Deep Submicron MOSFETs at 1000C” IRPS, p. 103, 2000. [10] H. Hwang, Jung-Suk Goo, Hoyup Kwon, and Hyungsoon Shin, “Impact of Velocity Saturation Region on nMOSFET’s Hot Carrier Reliability at Elevated Temperatures” IRPS, p. 48, 1995. [11] Rauch, S.E., III.; Guarin, F.J.; LaRosa, G., “Impact of E-E scattering to the hot carrier degradation of deep submicron NMOSFETs” EDL, p. 463, 1998. [12] Wang-Ratkovic, J.; Lacoe, R.C.; MacWilliams, K.P.; Miryeong Song; Brown, S.; Yabiku, G., “New understanding of LDD CMOS hot-carrier degradation and device lifetime at cryogenic temperatures” IRPS, p. 312, 1997. [13] E. Li, E. Rosenbaum, J. Tao, G. C-F Yeap, M-R. Lin, and P. Fang, “Hot Carrier Effects in nMOSFETs in 0.1μm CMOS Technology” IRPS, p. 253, 1999. [14] Stewart E. Rauch III, Fernando J. Guarin, and Giuseppe LaRosa, “Impact of E-E Scattering to the Hot Carrier Degradation of Deep Submicron NMOSFET’s” EDL, p.463, 1998. [15] Stewart E. Rauch III, Giuseppe La Rosa, Fernando J. Guarin, “Role of E-E scattering in the Enhancement of Channel Hot Carrier Degradation of Deep Sub-Micron NMOSFETs at high VGS Conditions” IRPS, p.399, 2001. [16] N. Kimizuka, T. Yamamoto, T. Mogami, K. Yamaguchi, K. Imai, and T. Horiuchi, “The impact bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scalling” Symp. On VLSI Technol., p.73, 1999. [17] Lee, J.C.; Chen Ih-Chin; Hu Chenming, “Modeling and characterization of gate oxide reliability” IEEE Trans. Electron Devices, vol. 35, p. 2268, 1988. [18] Schuegraf, K.F.; Chenming Hu, “Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolation” IEEE Trans. Electron Devices, vol. 41, p. 761, 1994. [19] M. F. Li, Y. D. He, S. G. Ma, B.-J. Cho, K. F. Lo, and M. Z. Xu, “Role of hole fluence in gate oxide breakdown,” IEEE Electron Device Lett., vol. 20, pp. 586-588, 1999. [20] Y. Shi, T. P. Ma, S. Prasad, and S. Dhanda, “Polarity dependent gate tunneling currents in dual-gate CMOSFET’s,” IEEE Tran. Electron Devices, vol. 45, pp. 2355-2360, 1998. [21] Markio Makabe, Taishi Kubota and Tomohisa Kitano “Bias-temperature degradation of pMOSFETs: mechanism and suppersion” IRPS, 2000, p. 205. [22] Shirota, R.; Yamaguchi, T., “A new analytical model for low voltage hot electron taking Auger recombination as well as phonon scattering process into account” IEDM, p. 123, 1991. [23] C. W. Tsai, S. H. Gu, L. P. Chiang, Tahui Wang, “Valence-Band Tunneling Enhanced Hot Carrier Degradation in Ultra-Thin Oxide nMOSFETs” IEDM, p. 139, 2000. [24] A. Shanware, J. P. Shiely, and H. Z. Massoud, “Extraction of Gate Oxide Thickness of N- and P-Channel MOSFEETs Below 20A from the Substrate Current Resulting from Valence-Band Electron Tunneling” IEDM, p. 815, 1999. [25] Kimizuka, N.; Yamamoto, T.; Mogami, T.; Yamaguchi, K.; Imai, K.; Horiuchi, T. “The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling” Symp. On VLSI Technol., p. 73, 1999. [26] Ken’ichi Uwasawa, Toyoji Yamaoto and Tohyu Mogami “A new Degradation Mode of Scaled p+ Polysilicon Gate pMOSFETs Induced by Bias Temperature (BT) Instability” IEDM, P.871, 1995 [27] Chenming Hu “VLSI ELECTRONICS: MICROSTRUCTURE SCIENC” VOL. 18 Chapter3 p.125~p.149
|