跳到主要內容

臺灣博碩士論文加值系統

(3.81.172.77) 您好!臺灣時間:2022/01/21 18:59
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:賴歆雅
研究生(外文):Hsin-Ya Lai
論文名稱:可規劃計算機系統之研究
論文名稱(外文):Study on Reconfigurable Computing Systems
指導教授:賴源泰
指導教授(外文):Yen-Tai Lai
學位類別:碩士
校院名稱:國立成功大學
系所名稱:電機工程學系碩博士班
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2002
畢業學年度:90
語文別:英文
論文頁數:70
中文關鍵詞:可規劃計算機
外文關鍵詞:reconfigurable computing
相關次數:
  • 被引用被引用:0
  • 點閱點閱:264
  • 評分評分:
  • 下載下載:34
  • 收藏至我的研究室書目清單書目收藏:0
可規劃計算機系統是一種可重複規畫的機器,以實現各種不同的運算功能。可規劃計算機系統由主電腦和可規劃硬體所組成,主電腦依據所處理的問題規劃可規劃硬體,將運算密度高的程式移至可規劃硬體執行,以加快整體計算速度。
在本論文中,我們研究可規劃計算機系統的架構。針對德國
Kaiserslautern大學研發的可規劃硬體rDPA,提出佈局及繞線的方法。rDPA運算單元間的溝通方式,是與東西南北四方的鄰居連接,故佈局和繞線能同時完成。我們將數學運算式,化為圖形,再將數個具有相同子圖的圖形合併,以減少節點個數。最後將圖形平面化,並檢查其分支度,再以線性規劃方法找出可行解。
A reconfigurable computing (RC) machine can be configured to execute various functions. A RC machine is composed of a host computer and a reconfigurable processing unit. The reconfigurable processing unit can be configured as a data path machine for dense calculations.
Experimentally, a reconfigurable computing system is demonstrated more powerful than massive parallel computers and super computers. It outperforms by two orders of magnitude than conventional digital computers.
We develop an algorithm to compile a program into a configuration, which can be embedded on a reconfigurable hardware. The reconfigurable hardware called rDPA (reconfigurable datapath architectures) is presented by University of Kaiserslautern in Germany. The rDPA is
designed for evaluation of any arithmetic and logic expression from a high level description. We transform a program into a data flow graph, and then we simplify the graph. After planarization and decomposition, we use a systematic placement algorithm.
CHAPTER 1 Introduction…………………………………………1
1.1 Introduction to Reconfigurable Computing…………………………1
1.2 The Concept of Reconfigurable Computing System…………4
CHAPTER 2 A Survey of Reconfigurable Computing………………………………8
2.1 RPUs Granularity………………………………………………………8
2.2 Fine Grain Reconfigurable Architectures…………………………11
2.3 Coarse Grain Reconfigurable Architectures……………………13
2.4 Run-Time Reconfiguration…………………………………………………17
CHAPTER 3 The Reconfigurable Datapath Architecture…19
3.1 Introduction…………………………………………19
3.2 The Architecture of rDPA…………………………20
3.3 The rALU Controller………………………………23
3.4 Placement and Routing…………………………………………………………24
3.5 The Hardware and Software Environment………………………………27
CHAPTER 4 Automatic Placement for the rDPA…………29
4.1 Data Flow Graph……………………………………………………………29
4.2 Problem Formulation……………………………………………………32
4.3 Necessary Condition………………………………………………………33
4.4 The Flow of Automatic Placement………………………………………………36
CHAPTER 5 Conclusions and Future Work………………51
5.1 Conclusions………………………………………51
5.2 Future Work………………………………………52
REFERENCES……………………………………………………54
[1]K. A. Olukotun, R. Helaihel, J. Levitt, and R. Ramirez, "A Software-Hardware Cosynthesis Approach to Digital System Simulation," IEEE Micro, vol. 14, pp. 48-58, Nov. 1994.
[2]P. Athanas and H. Silverman, "Processor Reconfiguration through Instruction-Set Metamorphosis: Architecture and Compiler," IEEE Computer, vol. 26, n. 3, pp. 11-18, March 1993.
[3]G. De Micheli and R. Gupta, "Hardware/Software Co-Design," in Procedings of the IEEE, vol. 85, no.3, pp.349-365, March 1997.
[4]See General Processor Information, http://bwrc.eecs.berkeley.edu/CIC/summary/.
[5]Xilinx, Inc.,"The Virtex Series of FPGAs". See <http://www.xilinx.com/xlnx/xil_prodcat_product.jsp?title=ss_vir>.
[6]I. Ouaiss, S. Govindarajan, V. Srinivasan, M. Kaul, and R. Vemuri, "An Integrated Partioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures," in Proceedings of the Reconfigurable Architectures Workshop (RAW'98), Orlando, Florida, USA, March 30, 1998.
[7]K. M. GajjalaPurna and D. Bhatia, "Temporal Partitioning and Scheduling for reconfigurable Computing," in Proceedings of the 6th IEEE Symposium on Field Programmable Custom Computing Machines (FCCM'98), Napa Valley, California, USA, April 15-17, 1998.
[8]R. W. Hartenstein, A. G. Hirschbiel, M. Riedmuller, K. Schmidt, and M. Weber, "A Novel ASIC Design Approach Based on a New Machine Paradigm," IEEE Journal of Solid-State Circuits, Vol. 26, No. 7, July 1991.
[9]D. A. Buell and K. E. Pocek, "Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines", Napa, CA, IEEE Computer Society Press, April 1994.
[10]S. D. Brown, R. J. Francis, J. Rose, Z. G. Vranesic, "Field-Programmable Gate Arrays," Kluwer Academic Publishers, 1992.
[11]R. W. Hartenstein, et al., "A Datapath Synthesis System for the Reconfigurable Datapath Architecture," Asia and South Pacific Design Automation Conference, ASP-DAC'95, Nippon Convention Center, Makuhari, Chiba, Japan, Aug. 29 - Sept. 1, 1995.
[12]S. A. Guccione, M. J. Gonzalez, "A Data-Parallel Programming Model for Reconfigurable Architectures," IEEE Workshop on FPGAs for Custom Computing Machines, FCCM'93, IEEE Computer Society Press, Napa, CA, pp. 79-87, April 1993.
[13]G. De Micheli, "Synthesis and Optimization of Digital Circuits," McGraw-Hill, Inc., New York, 1994.
[14]N. A. Sherwani, "Algorithms for Physical Design Automation," Kluwer Academic Publishers, Boston 1993
[15]J. Villasenor, W. H. Mangione-Smith,"Configurable Computing," Scientific American, pp. 66-71,June 1997. See http://www.sciam.com/0697issue/0697villasenor.html
[16]Proceedings of the International Workshop on Field-Programmable Logic and Applications. 1991-1998. Printed by Springer-Verlag. See http://xputers.informatik.uni-kl.de/FPL/index_fpl.html
[17]Proceedings of the Reconfigurable Architectures Workshop. 1994-1998. Printed by Springer-Verlag. See http://xputers.informatik.uni-kl.de/RAW/index_raw.html
[18]Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. 1992-1998. Printed by IEEE Computer Society Press, Los Alamitos, Calif. See http://www.fccm.org/.
[19]B. Radunovic, V. Milutinovic, "A Survey of Reconfigurable Computing Architectures." To appear as a tutorial in the 8th International Workshop on Field Programmable Logic and Applications (FPL'98), Talin, Estonia, 30 August - 2 September, 1998.
[20]D. D. Gajski, N. D. Dutt, A. C. -H. Wu, and S. Y. -L Lin, "High-Level Synthesis, Introduction to Chip and System Design." Kluwer Academic Publishers, Boston, Dordrecht, London, 1992.
[21]M. J. Wirthlin, and B. L. Hutchings, "A Dynamic Instruction Set Computer." In Proceedings of the 4th IEEE Symposium on FPGAs for Custom Computing Machines (FCCM'95), Napa Valley, California, USA, April 19-21, pp. 99-107, 1995.
[22]G. Brebner, A Donlin, "Runtime Reconfigurable Routing," In Proceedings of the Reconfigurable Architectures Workshop (RAW'98), Orlando, Florida, USA, March 30, 1998.
[23]R. W. Hartenstein, J. Becker, et al., "High-Performance Computing Using a Reconfigurable Accelerator," In CPE Journal, Special Issue of Concurrency: Practice and Experience, John Wiley & Sons Ltd., 1996.
[24]J. Becker, R. Hartenstein, M. Herz, and U. Nageldinger, "Parallelization in Co-Compilation for Configurable Accelerators." In Proceedings of the Asia South Pacific Design Automation Conference (ASP-DAC'98), Yokohama, Japan, February 10-13, 1998.
[25]E. Mirsky, and A. DeHon, "MATRIX: A Reconfigurable Computing Device with Configurable Instruction Deployable Resources," In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, California, USA, pp. 157-166, April 17-19, 1996.
[26]R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger, "On Reconfigurable Co-Processing Units." In Proceedings of the Reconfigurable Architectures Workshop (RAW'98), Orlando, Florida, USA, March 30, 1998.
[27]M. J. Wirthlin and B.L. Kutchings, "Improving functional density through run-time constant propagation." In ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, pp. 86-92, February 1997.
[28]P. Lysaght and I. Stockwood, "A simulation tool for dynamically reconfigurable field programmable gate arrays." IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 4, no. 3, pp. 381-390, September 1996.
[29]G. Brebner, "The swappable logic unit: a paradigm for virtual hardware." In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1997.
[30]N. Shirazi, W. Luk and P. Cheung, "Compilation tools for run-time rcconfigurable designs." In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1997.
[31]J. Burns, A. Donlin, J. Hogg, S. Singh, and M. de Wit, "A dynamic reconfiguration run-time system." In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1997.
[32]H. Schmitt, "Incremental reconfiguration for pipelined applications." In Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, April 1997.
[33]P. Bertin, D. Roncin, and J.Vuillemin, "Introduction to programmable active memories." In Systolic Array Processors, pp.300-309. Prentice Hall, 1989.
[34]D. Ross, O.Vellacott, and M. Turner, "An FPGA-based hardware accelerator for image processing." In Proceedings of the 1993 International workshop on field-programmable logic and applications, pp. 299-306, Oxford, England, September 1993.
[35]P.M. Athanas and A. L. Abbott, "Real-time image processing on a custom computing platform." IEEE Computer, 28(2): 16-24, February 1995.
[36]T. Drayer, W. King, J.Tront, and R. Conners, "MORRPH: A Modular and reprogrammable real-time processing hardware." In Proceedings of IEEE WorkShop on FPGAs for Custom Computing Machines, pp. 11-19, Napa, CA, April 1995.
[37]A. L. Abbott, P. M. Athanas, L. Chen, and R.L. Elliott, "Finding Lines and building pyramids with Splash 2". In Proceedings of IEEE WorkShop on FPGAs for Custom Computing Machines, pp. 155-161, Napa, CA, April 1994.
[38]G. M. Quenot, I. Kraljic, J. Serot, and B. Zavidovique, " A reconfigurable compute engine for real-time vision automata prototyping." In Proceedings of IEEE WorkShop on FPGAs for Custom Computing Machines, pp. 91-100, Napa, CA, April 1994.
[39]M. Shand, "Flexible image acquisition using reconfigurable hardware." In Proceedings of IEEE WorkShop on FPGAs for Custom Computing Machines, pp. 125-134, Napa, CA, April 1995.
[40]J. M. Arnold, "The Splash 2 software environment." In Proceedings of IEEE WorkShop on FPGAs for Custom Computing Machines, pp. 88-93, Napa, CA, April 1993.
[41]M. Gokhale et al., "Building and Using a Highly Parallel Programmable Logic Array," Computer, Jan. 1991, pp.81-89.
[42]P. Bertin, D. Roncin, and J. Vuillemin," Introduction to Programmable Active Memories," in Systolic Array Processors, J. McCanny, J. McWhirther, and E. Swartslander, eds, Prentice Hall, Englewood Cliffs, N. J., pp. 300-309,1989.
[43]R. Hartenstein, "The Microprocessor is no more General Purpose (invited paper)," Proc. ISIS'97, Austin, Texas, USA, Oct. 8-10, 1997.
[44]D. Cherepacha and D. Lewis, "A Datapath Oriented Architecture for FPGAs," Proc. FPGA'94, Monterey, CA, USA, February 1994.
[45]R. Kress et al. "A Datapath Synthesis System for the Reconfigurable Datapath Architecture," ASP-DAC'95, Chiba, Japan, Aug. 29 - Sept. 1, 1995.
[46]M. Potkonjak, J. Rabaey, "A Scheduling and Resource Allocation Algorithm for Hierarchical Signal Flow Graphs," Proc. DAC'89, Las Vegas, June 25-29, 1989.
[47]M. Weinhardt, W. Luk, "Pipeline Vectorization for Reconfigurable Systems," Proc. IEEE FCCM, April 1999.
[48]M. Gokhale and J. Stone, "NAPA C: Compiling for a hybrid RISC / FPGA architecture," Proc. IEEE FCCM April 1998.
[49]D Knapp, A. Parker: The ADAM Design Planning Engine, IEEE Trans CAD 10/7, July 1991.
[50]J. Lopez et al. "Design Assistance for CAD Frameworks," Proc. EURO- DAC'62, Hamburg, Germany, Sept. 7-10, 1992.
[51]E. Mirsky, and A. DeHon, "MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources" Proc. IEEE FCCM'96, Napa, CA, USA, April 17-19, 1996.
[52]A. Marshall et al. "A Reconfigurable Arithmetic Array for Multimedia Applications," Proc. ACM/SIGDA FPGA'99, Monterey, Feb. 21-23, 1999.
[53]R. W. Hartenstein, et al. "A Dynamically Reconfigurable Wavefront Array Architecture for Evaluation of Expressions" Proceedings of the Int. Conference on Application- Specific Array Processors, ASAP'94, San Francisco, IEEE Computer Society Press, Los Alamitos, CA, Aug. 1994.
[54]K. Schmidt, "A Restructuring Compiler for Xputers," Ph. D. Thesis, University of Kaiserslautern, 1994.
[55]R. Hartenstein, "Coarse Grain Reconfigurable Architectures," 6th Asia and South Pacific Design Automation Conference 2001 (ASP-DAC 2001), Pacifico Yokohama, Yokohama, Japan, January 30 - February 2, 2001.
[56]J. Villasenor and B. Hutchings, "The flexibility of configurable computing," IEEE Signal Processing Magazine, Volume: 15 Issue: 5, Page(s): 67 -84, Sept. 1998.
[57]G. Estrin et al.," Parallel Processing in a Reconstructurable Computer System," IEEE Trans. Electronic Computers, pp. 747-755, Dec. 1963.
連結至畢業學校之論文網頁點我開啟連結
註: 此連結為研究生畢業學校所提供,不一定有電子全文可供下載,若連結有誤,請點選上方之〝勘誤回報〞功能,我們會盡快修正,謝謝!
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top