|
[1] Po-Cheng Wu and Liang-Gee Chen, “An efficient architecture for two-dimensional discrete wavelet transform,” IEEE Tran. on Circuits and Systems for Video Technology, Vol.11, pp.536 –545, April 2001. [2] Po-Cheng Wu and Liang-Gee Chen, “An efficient architecture for two-dimensional discrete wavelet transform,” IEEE VLSI Technology, Systems, and Applications, pp.112-115, 1999 [3] Seung-Kwon Paek and Lee-Sup Kim, “2D DWT VLSI architecture for wavelet image processing,” IEEE Electronics Letters, vol.34, pp.537 –538, March 1998. [4] Tay-Jyi Lin, Chein-Wei Jen, “An efficient 2-D architecture via resource cycling”, Circuits and Systems, vol. 4, pp. 914 –917, 2001 [5] 單維彰, 凌波初步, 全華, 台北市, 2000 [6] 繆紹綱, 數位影像處理 活用Matlab, 全華, 台北市, 2002 [7] D.Schlichtharle, Digital Filters Basics and Design, Springer, 2000 [8] C. Chakrabarti and M. Vishwanath, “Efficient realization of the discrete and continuous wavelet transforms: From single chip implementations to mappings on SIMD array computers,” IEEE Trans. Signal Processing, vol.43, pp.759-771, Mar, 1995. [9] M. Vishwanath, R. M. Owens, and M. J. Irwin, “VLSI architectures for the discrete wavelet transform,” IEEE Trans. Circuits Syst. II, vol.42, pp.305-316, May, 1995. [10] C. Chakrabarti and M. Vishwanath, “Architectures for wavelet transforms: A survey,” J. VLSI Signal Processing, vol.14, pp.171-192, 1996. [11] Ming-Hwa Sheu, Shun-Fa Cheng and Ming-Der Shieh, “A pipelined VLSI Module Structure Design fir Discrete Wavelet Transforms,” IEEE Circuits and Systems, vol.4, pp.352 –355, 1996 [12] I, Daubechies, “Orthonormal bases of compactly supported wavelets,” Comm. Pure & Appl. Maths, vol. XLI, pp.909-916, 1988. [13] D. Gabor, “Theory of communication,” J. IEEE, vol.93, pp.429-457, 1946. [14] 陳同孝,張真誠,黃國峰, 數位影像處理技術, 松崗, 台北市, 2001 [15] 戴顯權, 資料壓縮, 松崗, 台北市, 2001 [16] 陳建宏, 多媒體導論, 全華, 台北市, 1998 [17] 廖裕評,陸瑞強, CPLD數位電路設計 使用Max+plus II入門篇, 全華, 台北市, 1999 [18] 廖裕評,陸瑞強, CPLD數位電路設計 使用Max+plus II應用篇, 全華, 台北市, 2001 [19] 張智星, MATLB程式設計與應用, 清蔚科技, 新竹市, 2000 [20] M. Vishwanath, “The recursive pyramid algorithm for the discrete wavelet transform,” IEEE Trans. Signal Processing., vol.42, no. 3, pp. 673-676, Mar. 1994. [21] M. Vetterli, “Wavelet and filter banks: theory and design,” IEEE Trans. on Signal Processing, vol. 40, no. 9, pp. 2207-2232, Sep. 1992. [22] O. Rioul, and M. Vetterli, “Wavelets and signal processing,” IEEE Signal Processing Mag., pp. 14-38, Oct. 1991. [23] O. Rioul, and P. Duhamel, “Fast algorithms for discrete and continuous wavelet transforms,” IEEE Trans. Inform. Theory, vol 38, pp. 169-586, Mar. 1992. [24] “MAX+PLUS II Programmable Logic Development System Getting Started,” Altera Co., 1995. [25] A. S. Lewis and G. Knowles, “VLSI architecture for 2-D Daubechies wavelet transform without multipliers,” Electron. Lett., vol. 27, pp.171-173, Jan. 1991. [26] C. Chakrabarti and C. Mumford, “Efficient realizations of analysis and syntheses filters based on the 2-D discrete wavelet transform,” in Proc. IEEE ICASSP, pp.3256-3259, May 1996. [27] H. Y. H. chuang and L. Chen, “VLSI architecture for fast 2-D discrete orthonormal wavelet transform,” J. VLSI Signal Processing, vol. 10, pp.225-236, 1995.
|