(3.238.186.43) 您好!臺灣時間:2021/02/25 02:32
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果

詳目顯示:::

我願授權國圖
: 
twitterline
研究生:白芸
研究生(外文):Fan-Yun Pai
論文名稱:半導體供應鏈後段製造廠之在製品管理模式
論文名稱(外文):WIP Management Model for Back-end Factories in the Semiconductor Supply Chain
指導教授:李慶恩李慶恩引用關係許錫美許錫美引用關係
指導教授(外文):Ching-En LiHsi-Mei Hsu
學位類別:碩士
校院名稱:國立交通大學
系所名稱:工業工程與管理系
學門:工程學門
學類:工業工程學類
論文種類:學術論文
論文出版年:2002
畢業學年度:90
語文別:中文
論文頁數:74
中文關鍵詞:半導體供應鏈半導體後段製程在製品交期績效
外文關鍵詞:Semiconductor Supply ChainSemiconductor Back-endWIP (work in process)Delivery Performance
相關次數:
  • 被引用被引用:1
  • 點閱點閱:607
  • 評分評分:系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:1
對於面對競爭日漸激烈且日漸全球化的半導體供應鏈而言,顧客所訂購產品之準時達交與否,決定了顧客對其服務是否滿意、是否願意繼續維持合作關係。半導體供應鏈中,同時擁有針測、封裝、最終測試之後段製造廠較前段的晶圓廠接近最終顧客端,肩負起是否能夠將產品準時達交到顧客手中的責任。後段製造廠決定整條半導體供應鏈的顧客滿意程度,然而由於它的生產週期時間較晶圓廠短,能夠對生產活動中不可避免的生產變異(如當機等)採取反應措施的時間因而也較短。因此,後段廠中的生產變異對半導體供應鏈之產品準時達交與否有一定程度以上的影響。
實務上,最常利用調整在製品(WIP)水準的方式來降低生產變異對產品交期的影響以及保護產出,因此,本研究提出一套在製品管理模式,幫助後段製造廠有效能夠地管理在製品,以降低生產變異對工廠的影響,進而提高全廠、全半導體供應鏈之產品達交績效。
本研究之在製品管理模式包含三大部分:(1) 可允許在製品變動水準(Acceptable WIP Deviation Level,AWDL)決定模式,可利用此模式訂定出各工作站之合理在製品水準。(2)在製品修正措施:一旦在製品水準超出AWDL,可利用在製品修正措施,以最快的速度修正在製品水準回至訂定之AWDL。(3)例外管理系統:構建一即時監控在製品水準之例外管理系統,以監控在製品是否超出訂定之AWDL並通知相關人員。

The agreement of due dates is the need for customer satisfaction, which is a critical factor to survive in today’s highly competitive market for Semiconductor inductry. However, undesirable and inevitable production variations make it difficult to maintain and improve factory’s performance on due dates, especially for those back-end factories closer to customers. We, therefore, propose a WIP management model to help production managers effectively manage WIP levels to compensate the impact of unexpected production variations and to achieve better due-date performance.
The WIP management model can be divided into three parts: (1) an AWDL (Available WIP Deviation Level) determination model is designed to gather proper AWDLs for monitored workstations, (2) a WIP correction action is proposed to make abnormal WIP levels back to normal levels as soon as possible, and (3) an exception management system is constructed to detect WIP exceptions and notify pertinent recipients. Simulation experiments are conducted to evaluate the proposed WIP management model. Results show that WIP management model provides back-end factories better performances on average on time delivery percentage (AOTDP). The model does help back-end factories to manage WIP levels effectively and reduce the occurrences of production variations.

Chinese-Abstract i
Abstract ii
Contents iii
List of Figures v
List of Tables vii
Chapter 1 Introduction 1
1.1 Research Motivation 1
1.2 Research Objectives 4
1.3 Research Domain And Constraints 4
1.4 Research Framework And Approach 6
Chapter 2 Literature Review 8
2.1 The Backend IC manufacturing Processes 8
2.1.1 The Wafer Probe Process 8
2.1.2 The IC Packaging Process 9
2.1.3 The IC Final Testing Process 11
2.1.4 The Production Characteristics of Backend IC
Manufacturing Process 12
2.2 The Importance of WIP 15
2.3 The Determination of WIP and WIP Profile 16
2.4 Conclusions 19
Chapter 3 Methodology 20
3.1 Problem Definition 20
3.2 AWDL Determination Model 21
3.2.1 Performance Measures in AWDL Determination Model 21
3.2.2 AWDL Determination Model Construction 23
3.3 WIP Corrective Action 28
3.4 Exception Management System 34
Chapter 4 A Case Study - AWDL Determination 37
4.1 The Back-end IC manufacturing Model 37
4.1.1 The Wafer Probing Process Model 39
4.1.2 The IC Packaging Process Model 41
4.1.3 The IC Final Testing Process Model 43
4.2 Due Date Assignment 46
4.3 Experimental Design 47
4.4 Simulation Results Analysis 49
4.5 AWDL Determination 53
Chapter 5 A Case Study - WIP Corrective Action And Exception
Management System 55
5.1 WIP Corrective Action Implementation 55
5.2 Exception Management System Construction and
Application 56
5.3 Results Analysis And Discussion 58
5.3.1 Evaluation of WIP Corrective Action 58
5.3.2 Evaluation of exception detecting and Notification
61
5.3.3 AWDL Determination for Different Workstation Types
62
5.4 Conclusions 64
Chapter 6 Conclusion And Future Study 66
6.1 Conclusions 66
6.2 Future Study Suggestion 67
Reference 68
Appendix 1 Illustration of Simulation Model 71
Appendix 2 WIP Profiles of all workstations Under Different WIP
Level 74

Askin, R. G., and Krisht, A. H., “Optimal Operation of Manufacturing Systems with Controlled Work-In-Process Levels,” International Journal of Production, Vol. 37, No. 2, 1637-1653, 1994
Burman, D. Y., Gurrola-Gal, F. J., Nozari, A., Sathaye, S., and Sitarik, J. P., “Performance Analysis Techniques for IC Manufacturing Lines,” AT&T Technical Journal, Vol. 65, No. 4, 46-57, 1986
Buzacott, J. A., “The Role of Banks in Flow-line Production Systems,” International Journal of Production Research, Vol. 9, No. 4, 425-436, 1971
Chen, A. Y., “The Integrated Circuit Final Testing Scheduling Problem,” Master Thesis, National Chiao Tung University, Hsin-chu, Taiwan, R.O.C., 2001
Chen, C. Y., “The Integrated Circuit Packaging Scheduling Problem,” Master Thesis, National Chiao Tung University, Hsin-chu, Taiwan, R.O.C., 2000
Chen, H., Harrison, J. Michael, Mandelbaum A., and Wein Lawrence M., “Empirical Evaluation of a Queueing Network Model for Semiconductor Wafer Fabrication,” Operation Research, Vol. 36, No. 2, March-April, 1998
Dai, Y. T., “The Construction of Mid-Term Production Planning System for IC Packaging Factories,” Master Thesis, National Chiao Tung University, Hsin-chu, Taiwan, R.O.C., 1998
Gross, D. and Harris, C. M., “Fundamentals of Queueing Theory,” John Wiley & Sons, New York, U. S. A., 1974
Hsu, C. D., “Studying the Short Cycle Time and the Model of the Due Date Control for IC Packaging Factory,” Master Thesis, National Chiao Tung University, Hsin-chu, Taiwan, R.O.C., 1998
Huang, C. L., Huang, Y. H., Chang, T. Y., Chang, S. H., Chung, C. H., Huang, D. T., and Li, R. J., “The Construction of Production Performance Prediction System for Semiconductor Manufacturing with Artificial Neural Networks,” International Journal of Production Research, Vol. 37, No. 6, 1387-1402, 1999
Kim, J. S. and Leachman, R. C., “Decomposition Method Application to a Large Scale Linear Programming WIP Projection Model,” European Journal of Operational Research, Vol. 74, 152-160, 1994
Lee, Y. H., Lee, B. K., and Jeong, B., “Multi-objective Production Scheduling of Probe Process in Semiconductor Manufacturing,” Production Planning & Control, Vol. 11, No. 7, 660-669, 2000
Lee, C. Y., Martin-Vega, L. A., Uszoy R., and Hinchman J. “Implementation of a Decision Supporting for Scheduling Semiconductor Test Operations,” Journal of Electronics Manufacturing, Vol. 3, 121-131, 1993
Li, S., Tang, T. and Collins, D. W., “Minimum Inventory Dispatching in Semiconductor Wafer Fabrication,” IEEE Transactions on Semiconductor Manufacturing, Vol. 9, No. 1, 1996
Lin, Y. H., “Establishment of Standard WIP Estimation Model and the Corresponding Dispatching Rules for Wafer Fabrication,” P.H.D Thesis, National Chiao Tung University, Hsin-chu, Taiwan, R.O.C., 1997
Lin, Y. H., and Lee, C. E., “A Total Standard WIP Estimation Method for Wafer Fabrication,” European Journal of Operation Research 131, 78-94, 2001
Manzione, L. T., “Plastic Packaging of Microelectronic Devices,” Technical Report, AT&T Bell Laboratories, 1990
Miller, D. J., “Simulation of A Semiconductor Manufacturing line,” Communications of the ACM 33/10, 99-108, 1990
Montgomery, D.C., Design and Analysis of Experiments, 5th ed., Wiley, New York, 2001
Shieh, J. Y., “A Study of Dispatching Logic for the Photolithography Area and the FurnaceArea in a Wafer Fab,” Master Thesis, National Chiao Tung University, Hsin-chu, Taiwan, R.O.C., 1998
Tu, Y. M., “WIP Management Model for Wafer Fabrication,” P. H. D. Thesis, National Chiao Tung University, Hsin-chu, Taiwan, R.O.C., 1998
Uszoy, R., Church, I. A., Ovacik I., and Hinchman J., “Performance Evaluation of Dispatching Rules for Semiconductor Testing Operations,” Journal of Electronics Manufacturing, Vol. 3, 95-105, 1993
Uzsoy, R., Lee, C. Y., and Martin-Vega, L. A., “A Review of Production Planning and Scheduling Models in the Semiconductor Industry Part I: System Characteristics, Performance Evaluation and Production Planning,” IEE Transactions, Vol. 24, No. 4, 47-60, 1992
Wein, L. M., “Scheduling Semiconductor Wafer Fabrication,” IEEE Transaction on Semiconductor Manufacturing, Vol. 1, No. 3, August, 1998
Wiendahl, H., Load-Oriented Manufacturing Control, Springer-Verlag, 1995
Wu, W. C., “A Study of Yurn Key Service for Semiconductor,” Master Thesis, National Chiao Tung University, Hsin-chu, Taiwan, R.O.C., 2001

QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
系統版面圖檔 系統版面圖檔