跳到主要內容

臺灣博碩士論文加值系統

(52.203.18.65) 您好!臺灣時間:2022/01/19 16:49
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:李幸娥
研究生(外文):Hsin-e Lee
論文名稱:晶圓製造廠非穩態環境下之生產排程規劃
論文名稱(外文):Production Schedule Planning for a Wafer Fabrication under a Non-steady State Environment
指導教授:鍾淑馨鍾淑馨引用關係
指導教授(外文):Shu-Hsing Chung
學位類別:碩士
校院名稱:國立交通大學
系所名稱:工業工程與管理系
學門:工程學門
學類:工業工程學類
論文種類:學術論文
論文出版年:2002
畢業學年度:90
語文別:中文
論文頁數:148
中文關鍵詞:晶圓製造廠非穩態產品組合比例訂單允諾投料規劃
外文關鍵詞:wafer fabricationnon-steady stateproduct mix ratioorder commitmentrelease plan
相關次數:
  • 被引用被引用:11
  • 點閱點閱:584
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:2
目前半導體業多以服務為競爭基礎,由於顧客需求之產品及數量可能隨時間而改變,使得規劃幅度內之產品組合及產出目標每週皆不相同,對企業而言,最大的挑戰即是如何規劃一合理之生產計劃以因應顧客需求。因此,在滿足顧客需求的前提下,本研究構建一適用於晶圓製造廠非穩態環境下之生產規劃與排程系統,以因應訂單更動所帶來的變異並提供生產現場一個有效的規劃結果,進而達成公司與顧客間雙贏的局面。
為解決非穩態環境下生產系統所將遭遇的問題,本研究構建三個模組以克服之:目標規劃模組、需求管理模組及主生產排程模組。
首先,為避免瓶頸漂移而造成管理不便,並進而影響產品之生產週期時間,於目標規劃模組估算各產品族之數量上限,並設計多組產品組合比例,以確保於此產品組合比例下之各產品其生產週期時間具有市場競爭力。在完成目標規劃後,當訂單來臨時即可進入需求管理模組,以可交貨日程表,並在不影響已承接訂單之交期下,評估訂單允接與否。完成接單工作後則繼續進行主生產排程規劃,包括投料時程、產出時程及交期設定等。
本研究所構建之各模組,在符合市場競爭要求及兼顧生產績效並滿足顧客需求之前提下,提供規劃人員於接單及排程時之良好參考依據。
As more competitors entered the market, the competition of semiconductor industry has changed from producer-oriented manufacturing into customer-oriented service. When every company aims to improve the flexibility of production system in order to compete for customer orders, a production planning based on the assumption of a stable environment is no longer applicable. A new production planning and scheduling system needs to consider demand uncertainty under a non-steady state environment, minimize production variance, and maintain good production performance and scheduling stability. The system is a necessity to improve the competitiveness in wafer fabrication.
In order to achieve the above target, this research will construct a production scheduling planning for wafer fabrication under a non-steady state, make-to-order production environment.
This research contains three modules. To prevent bottleneck shifting and the increase in production cycle time, the target planning module estimates the maximum quantity that can be produced in each product family. A composition for product mix ratio is then obtained to make sure that each product under the product mix has a competitive production cycle time. When a new order comes in, the demand management module will evaluate the acceptability of the order based on due date schedule and the effect on due date of existing orders. Finally, the master production schedule module evaluates the capacity loading after new order acceptance, and plans the release sequence, release time schedule, throughput schedule, and due date assignment of each order.
The modules proposed in this research will provide a feasible reference for planners to be market competitive, to satisfy customer demand and to maintain good production performance.
摘要 i
目錄 iii
圖目錄 vi
表目錄 viii
符號一覽表 x
第一章 緒論 1
1.1 研究背景與動機 1
1.2 研究目的 2
1.3 研究範圍與限制 3
1.4 研究方法與步驟 5
第二章 文獻探討 7
2.1 訂單管理 7
2.1.1 訂單管理之目的 7
2.1.2 訂單管理之活動 7
2.1.3 可允諾數量 9
2.1.4 產品組合 11
2.2 生產週期時間 13
2.2.1 生產週期時間之定義 13
2.2.2 生產週期時間之影響因子 15
2.2.3 生產週期時間估算 17
2.2.4 生產週期時間與其他績效指標之關係 20
2.3 產能設備效率 24
第三章 模式構建 29
3.1 問題定義與分析 29
3.2 整體邏輯與架構 31
3.3 目標規劃模組 33
3.3.1 產品組合比例之設計 35
3.3.1.1 產品族數量限制 36
3.3.1.2 產品組合比例設計 40
3.3.2 生產週期時間估算 49
3.3.3生產週期時間上限 52
3.4 需求管理模組 56
3.4.1 可交貨日程表 59
3.4.2 訂單允諾評估 60
3.5 主生產排程模組 63
3.5.1 投料規劃 64
3.5.1.1 投料循環 65
3.5.1.2 不同投料循環表之銜接 67
3.5.1.3 投料時間 70
3.5.2 交期指定 71
第四章 實例驗證 72
4.1 系統環境說明 72
4.1.1 生產環境資料 72
4.1.2 訂單資料 74
4.1.3 生產排程規劃設定 74
4.2 目標規劃模組之執行過程 76
4.2.1 產品組合比例設計 76
4.2.1.1 產品族數量限制計算 76
4.2.1.2 產品組合比例設計 79
4.2.2 生產週期時間求算 84
4.2.3 生產週期時間上限求算 87
4.3 需求管理模組之執行過程 90
4.3.1 可交貨日程表 90
4.3.2 允收決策 92
4.3 主生產排程模組之執行過程 95
4.3.1 投料規劃 95
4.4.2 交期指定 99
4.5 成果分析 101
4.5.1 產品組合比例分類結果檢驗 101
4.5.2 主生產排程規劃結果檢驗 103
第五章 結論與未來研究方向 115
5.1 結論 115
5.2 未來研究方向 117
參考文獻 118
附錄 125
附錄A 產品組合比例設計資料 125
附錄B 產品組合比例篩選資料 130
附錄C 生產週期時間收集比例資料 133
附錄D 產品組合比例分類檢驗資料 144
[1] Atherton, L. F. and R. W. Atherton, Wafer Fabrication: Factory Performance and Analysis, Kluwer Academic Publishers, 1995.
[2] Blackstone, J. H., Capacity Management, South-Western Publishing CO., 1989.
[3] Chu, S. C. K., “A mathematical programming approach towards optimized master production scheduling,” International Journal of Production Economics, vol. 38, pp. 269-270, 1995.
[4] Chung, S. H. and H. W. Huang, “The Block-Based Cycle Time Estimation Algorithm for Wafer Fabrication Factories,” International Journal of Industrial Engineering: Theory Applications and Practice, pp. 307-316, 1999.
[5] Chung, S. H. and H. W. Huang, “Cycle Time Estimation for Wafer Fab with Engineering Lots,” IIE Transaction on Scheduling and Logistics, to appear.
[6] Chung, S. H., M. H. Yang and C. M. Cheng, “The Design of Due-Date Assignment Model and the Determination of Flow Time Control Parameters for the Wafer Fabrication Factories,” IEEE Transaction on Components, Packaging, and Manufacturing Technology, Vol. 20, No. 4, pp. 278-287, 1997.
[7] Chung, S. H., W. L. Pearn, H. Y. Kang, C. C. Chen, and W. T. Ke, “Cycle Time Estimation for Wafer Fabrication with Multiple-Priority Orders,” 2001 Advanced Simulation Technologies Conference, April 2001.
[8] Crandall, R. E. and T. H. Burwell, “The Effect of Work-in-Process Inventory Levels on Throughput and Lead Times,” Production and Inventory Management Journal, 1st quarter, pp. 6-11, 1993.
[9] Conway, R., W. Maxwell, J. O. McClain, and L. J. Thomas, “The Role of Work-in-Process Inventory in Serial Production Lines,” Operations Research, vol. 36, no. 2, pp. 229-241, 1998.
[10] Cox., J. F., J. H. Blackstone and M. S. Spencer, “APICS Dictionary,” 7th Edition, American Production and Inventory Control Society, 1992.
[11] Eli Schragenheim and William H. Dettmer, Manufacturing at Warp Speed: Optimizing Supply Chain Financial Performance, The St. Lucie Press/APICS, 2000.
[12] Enns, S. T., “ A dynamic forecasting model for job shop flowing prediction and tardiness control,” INT. J. PROD. RES., vol. 33, no. 5, pp. 1295-1312, 1995.
[13] Fogarty, D. W., T. R. Hoffmann, and P. W. Stonebraker, Production and Operations Management, Sourth-Western, 1989.
[14] Fredendall, L. D. and B. R. Lea, “Improving the product mix heuristic in the theory of constraints,” International Journal of Production Research, 35(6), pp. 1535-1544, 1997.
[15] Glynn, P. M., et al., “How to get predictable throughput times in a multiple product environment,” IEEE, pp. 27-30, 1997.
[16] Goldratt, E. M., The Haystack Syndrome, Croton-on-Hudson, NY, The North River Press, 1990.
[17] Haberle, K. R. and R. J. Graves, “Cycle Time Estimation for Printed Circuit Board Assemblies,” 1998 IEEE/CPMT International Electronics Manufacturing Technology Symposium, pp. 41-45, 1998.
[18] Hung, Y. F. and R. C. Leachman, “A production planning methodology for semiconductor manufacturing based on interactive simulation and linear programming calculations,” IEEE Transactions on Semiconductor Manufacturing, Vol. 9, No. 2, pp. 257-269, 1996.
[19] Kraft, C., “Semiconductor Business, Process, Product and Fab Influence on Throughput, Cycle Time and Chip Cost,” Advanced Semiconductor Manufacturing Conference and Workshop, pp. 119-139, 1996.
[20] Kramer, S. S., “Total Cycle Time Management by Operational Elements,” International Semiconductor Manufacturing Science Symposium, pp. 17-20, 1989.
[21] Lawrence, S. R., “Estimating flowtimes and setting due-date in complex production systems,” IIE Transactions, pp. 657-668, 1995.
[22] Lawrence, S. R. and A. H. Buss, “Shifting production bottlenecks: causes, cures, and conundrums,” Production and Operations Management, 3(1), pp. 21-37, 1994.
[23] Leachman, R. C., “Closed-loop measurement of equipment efficiency and equipment capacity,” IEEE Transactions on Semiconductor Manufacturing, vol. 10, no.1, pp. 84 —97, 1997.
[24] Leachman, R. C. and D. A. Hodges, “Benchmarking Semiconductor Manufacturing,” IEEE Transactions on Semiconductor Manufacturing, vol. 9, No. 2, pp. 158-169, 1996.
[25] Lee, T. N. and G. Plenert, “Optimizing theory of constraints when new product alternatives exist,” Production and Inventory Management Journal, 34(3), pp. 51-57, 1993.
[26] Little, J. D. C., “A Proof for the Queueing Formula: L=λW,” Operatons Research, vol.9, pp. 383-387, 1961.
[27] Liu, C., S. Thongmee, and P. Hepburn, “A methodology for improving on-time delivery and load leveling starts,” 1995 IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 95-100, 1995.
[28] Lu, S. C. H., D. Ramaswamy, and P. R. Kumar, “Efficient Scheduling Polices to Reduce Mean and Variance of Cycle-Time in Semiconductor Manufacturing Plants,” IEEE Transactions Semiconductor Manufacturing, Vol. 7, No. 3, pp. 374-388, 1994.
[29] Majorana, A. and G. Iuliano, “Improving Cycle Time through Managing Variability in a DRAM Production Line,” IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings, pp. A29-A32, 1997.
[30] Matsuyama, A. and R. W. Atherton, “Experience in Simulation Wafer Fabs in the USA and JAPAN” 1990 Int’l Semiconductor Manufacturing Science Symposium.
[31] Mayday, C. J., “Proper use if constraint management,” Production and Inventory management Journal, 35(1), pp. 84, 1994.
[32] Mc Glynn, P., O''Dea, M. “How to get predictable throughput times in a multiple product environment,” IEEE International Symposium on Semiconductor Manufacturing Conference, Proceedings, pp. 27-30, 1997.
[33] Meyersdorf, D. and T. Yang, “Cycle Time Reduction for Semiconductor Wafer Fabrication Facilities,” Advanced Semiconductor Manufacturing Conference and Workshop, pp. 418-423, 1997.
[34] Narahari, Y. and L. M. Khan, “Modeling the Effect of Hot lots in Semiconductor Manufacturing Systems,” IEEE Transactions on Semiconductor Manufacturing, Vol. 10, No. 1, pp. 185-188, 1997.
[35] Nishimura, M., “Strategic Inventory Control for Stable Production,” IEEE International Symposium on Semiconductor Manufacturing Conference, pp. A1-A4, 1997.
[36] Northey, P. and N. Southway, Cycle Time Management: The Fast Track to Time-Based Productivity Improvement, Productivity Press, 1993.
[37] Ozdamar, L. and T. Yazgac, “Capacity driven due date setting in make-to-order,” International Journal of Production Economics, pp. 29-44, 1997.
[38] Schewe, P., J. Riordon and B. Stein, ”An Intel Transistor is the Smallest,” Physics News Update, Number 543 #2, June 13, 2001.
[39] Plenert, G., “Optimizing theory of constraints when multiple constrained resource exist,” European Journal of Operation Research, 70(1), pp. 126-133, 1993.
[40] Posnack, A. J., “Theory of constraints: improper applications yield improper conclusions,” Production and Inventory Management Journal, 35(1), pp. 85-86, 1994.
[41] Raddon, A. and B. Grigsby, “Throughput Time Forecasting Model,” 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference, pp. 430-433, 1997.
[42] Rao, S. S., “The Relationship of Work-in-Process Inventories, Manufacturing Lead Times and Waiting Line Analysis,” International Journal of Production Economics, Vol. 26, pp. 221-227, 1992.
[43] S. Stidham, Jr., “A Last Word on L=λW,” Operatons Research, vol.22, pp. 417-421, 1974.
[44] Srivarsan, N. and K. Kempf, “Effective Modeling of Factory Throughput Times,” 1995 IEEE/CPMT International Electronics Manufacturing Technology Symposium, pp. 377-383, 1995.
[45] Thomas E. Vollmann, William L. Berry, and D. Clay Whybark, Manufacturing Planning and Control Systems, 3rd Edition, Irwin Co., 1992.
[46] Waller, M. A., D. Woolsey, and R. Seaker, “Re-engineering Order Fulfillment,” The International Journal of Logistics Management, Vol. 6, No.2, pp. 1-10, 1995.
[47] Zijm, W. H. M. and R. Buitenhek, “Capacity planning and lead time management,” International Journal of Production Economics, pp. 165-179, 1996.
[48] 王立志,系統化運籌與供應鏈管理,滄海書局,88年6月。
[49] 李長興,「晶圓製造廠ATP規劃模式之構建」,國立交通大學工業工程與管理學系,碩士論文,民國87年。
[50] 李振樺,「晶圓製造廠縮短特定訂單週期時間之研究」,國立交通大學工業工程與管理學系,碩士論文,民國89年。
[51] 李國禎,「晶圓製造廠生產規劃模式之構建」,國立交通大學工業工程與管理學系,碩士論文,民國84年。
[52] 林於杏,「晶圓製造標準在製品量訂定模式之建立及以標準在製品量為基礎之派工法則的探討」,國立交通大學工業工程與管理學系,博士論文,民國86年。
[53] 柯文清,「晶圓製造廠多工單等級下生產規劃模式之構建」,國立交通大學工業工程與管理學系,碩士論文,民國89年。
[54] 施盈志,「晶圓製造廠在製品水準之規劃與控制」,國立交通大學工業工程與管理學系,碩士論文,民國85年。
[55] 施振榮,李光欣,「『策略外包』台灣夕陽產業解決方案」,投資中國月刊,第084期,民國90年2月。
[56] 洪建國,「運用負荷導向理念構建晶圓製造廠之細部生產排程規劃模式」,國立交通大學工業工程與管理學系,碩士論文,民國85年。
[57] 陳國隆,「可預防暫時性瓶頸產生之晶圓製造廠投料模式」,國立交通大學工業工程與管理學系,碩士論文,民國86年。
[58] 張毓誠,「晶圓製造廠主生產排程之構建」,國立交通大學工業工程與管理學系,碩士論文,民國86年。
[59] 黃俊穎,「晶圓製造廠因應產品組合更動之快速生產規劃機制」,國立交通大學工業工程與管理學系,碩士論文,民國88年。
[60] 劉在武,「研究機構IC Insights:半導體業明年步入衰退」,工商時報,民國89年12月5日。
[61] 鄭照明,「晶圓製造廠交期指定模式之構建」,國立交通大學工業工程與管理學系,碩士論文,民國85年。
[62] 賴士葆,「生產作業管理-理論與實務」,華泰書局,民國84年。
[63] 賴欣瑜,「晶圓製造廠多廠間生產規劃模式之構建」,國立交通大學工業工程與管理學系,碩士論文,民國90年。
[64] 蕭蕙馨,「Pacemaker模式之構建程序」, 國立交通大學工業工程與管理學系,碩士論文,民國87年。
[65] 蘇昱彰,「新興晶圓代工廠生產規劃與排程系統之構建」,國立交通大學工業工程與管理學系,碩士論文,民國87年。
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top