跳到主要內容

臺灣博碩士論文加值系統

(54.173.214.227) 您好!臺灣時間:2022/01/29 16:27
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:彭若慈
研究生(外文):Jo-Tzu Peng
論文名稱:低介電常數材料甲基矽酸鹽類之製程整合研究
論文名稱(外文):Low dielectric constant material methylsilsesquiane (MSZ) for interconnect application
指導教授:陳家富陳家富引用關係張鼎張
指導教授(外文):Chia-Fu ChenTing-Chang Chang
學位類別:碩士
校院名稱:國立交通大學
系所名稱:材料科學與工程系
學門:工程學門
學類:材料工程學類
論文種類:學術論文
論文出版年:2002
畢業學年度:90
語文別:英文
論文頁數:83
中文關鍵詞:低介電常數光阻灰化化學機械研磨
外文關鍵詞:low-kdielectricCMP
相關次數:
  • 被引用被引用:0
  • 點閱點閱:257
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
本論文研究一低介電常數材料MSZ(Methylsilsesquiazane)薄膜在積體電路(IC)製程整合的技術。低介電常數材料MSZ (Methylsilsesquiazane)是屬於一種有機類的高分子矽酸鹽聚合物,類似Methylsilsesquixane (MSQ),也是一種旋塗式塗佈的低介電常數材質。由於在積體電路的製造技術中,光阻的去除,常是利用氧電漿處理的方式來將光阻中的碳氫成份分解,達到光阻灰化的目的。實驗結果發現,當低介電常數材料MSZ經過光阻去除的製程步驟後,low-k薄膜的介電特性將會劣化。這是因為在去光阻時,其官能基遭受破壞之故。因而low-k薄膜吸收外界水氣,進而造成薄膜介電性質的劣化。在本論文中,我們利用電漿製程處理low-k薄膜,藉由適當之事前預防處理,形成一層薄的鈍化層,以防止low-k薄膜在去光阻過程中,遭受氧電漿灰化及化學濕式剝除液的損害。另一方面,也可將製程中已遭損害之薄膜,經由事後的補救製程,利用化學溶液的取代反應來修復其損害之部份,藉以恢復其low-k薄膜原本的特性。實驗結果發現,經後續處理後之low-k薄膜,即使經過光阻去除步驟,其漏電流及介電常數仍可維持於一個極低的狀態。因此,不論電漿或是化學方式的處理皆可避免low-k薄膜在光阻去除過程中遭受損害。
另外在多層導體連線中,平坦化是一個非常關鍵的步驟,而化學機械研磨(CMP)製程是目前公認達到全面性平坦化最可行之方法,因此本論文中,經過化學機械研磨後之MSZ薄膜,其漏電流和介電常數會因為研磨過程的破壞而少許的增加,但並無很明顯的劣化。除此之外,由於研磨速率太慢,因而提出利用氧電漿的前處理來使薄膜表面成親水性,進而增加研磨速率,結果研磨速率的確增加便為兩倍,並且並無劣化之情形造成。因此在新世代積體電路製程中,MSZ應具發展潛力。

In this thesis, we will investigate the integration of low-permittivity (low-k) Methylsilsesquiazane on interconnect technology. Methylsilsesquiazane (MSZ) is one class of organic polymers, which has a similar structure as Methylsilsesquixone (MSQ) and exhibits a relatively low dielectric constant (k=2.5~2.6) as compared to SiO2 (k=4.0). It is intrinsically hydrophobic, has reasonable mechanical hardness, and possesses exceptional thermal and dimensional stability (in excess of 550oC). For these reason, MSZ represents an excellent candidate for the application on the multilevel interconnects technology. In the present IC manufacturing processes, photoresist stripping is commonly implemented with O2 plasma ashing. Dielectric properties of MSZ film, however, could be degraded during photoresist removal. To mitigate the issue, gas plasma pre-treatment (H2 and NH3 plasma) and chemical solution (trimethylchlorosilane TMCS and hexamethyldisilazane HMDS) post-treatments were applied to the MSZ film against O2-plasma impact. Material and electrical analyses were also used extensively in this work to explain their capabilities improvements.
On the other hand, surface planarization is a key technology during the manufactures of multilevel interconnects. Chemical mechanical planarization (CMP) process is satisfactory for the requirement of global planarization technology. As a result, a novel CMP process for the low-k interlayer has been proposed to enhance the performance of IC. The influence of CMP processes with various slurries on the MSZ film was first investigated. Simultaneously, a novel oxygen plasma treatment technique for the CMP process of the low-k MSZ has been proposed because the removal rate is still too low with SS-25 slurry and the additive TMAH. We also investigated the impact od MSZ after CMP process with oxygen plasma pre-treatment on the dielectrics. Material and electrical analyses were used to interpret these impacts. Finally, we have also explored the reliability issue related to copper penetration in low-k MSZ film.

Contents
Abstract (Chinese) ......................................................................................................... i
Abstract (English) ........................................................................................................iii
Acknowledgements .......................................................................................................v
Contents....................................................................................................................... vi
Table Captions........................................................................................................... viii
Figure Captions ............................................................................................................ix
Chapter 1 Introduction
1.1 General Background.......................................................................1
1.2 Motivation & Material Options......................................................3
1.3 Organization of This Thesis...........................................................5
Chapter 2 The Intrinsic Characterization of Low-k Dielectric MSZ
2.1 Introduction....................................................................................6
2.2 Experimental Procedure................................................................7
2.3 Results and Discussion...................................................................8
2.3.1 Intrinsic Film Properties......................................................8
2.3.2 Thermal Stability.................................................................8
2.3.3 Effects of Thermal Stress..................................................10
2.3.4 Electrical Properties…………..........................................10
2.4 Summary.......................................................................................11
Chapter 3 Characterization of Low-k Dielectric MSZ with Various Plasma Treatment
3.1 Introduction..................................................................................13
3.2 Experimental Procedure...............................................................14
3.3 Results and Discussion.................................................................15
3.3.1 The Impact of O2 Plasma Exposure..................................15
3.3.2 Effect of H2 Plasma Exposure …......................................17
3.3.3 Effect of NH3 Plasma Exposure ………..….…................19
3.3.4 TMCS/HMDS Recover after PR Removal……………20
3.4 Summary.......................................................................................22
Chapter 4 Chemical-Mechanical Polishing of MSZ
4.1 Introduction……………………………………………………23
4.2 Experimental Procedure……………………………………….24
4.3 Results and Discussion…………………………………………26
4.3.1 CMP MSZ with Various Types of Slurries.......................26
4.3.2 CMP MSZ with O2 Plasma Pre-treatment………………29
4.3.3 Electrical Properties of post-CMP MSZ films…………31
4.4 Summary………………………………………………………..34
Chapter 5 Conclusions and Suggestions for Future Work
5.1 Conclusions ….............................................................................35
5.2 Suggestions for future Work …....................................................37
References ...................................................................................................................38

References
[1] L. Peters, Semiconductor International, p.64, Sep, 1998
[2] J. Ida , M. Yoshimaru, T. Usami, A. Ohtomo, K. Shimokawa, A. Kita, M. Ino, IEEE Symp. VLSI Technol. Digest, p. 59, 1994.
[3] T. Sakurai, IEEE Trans. Electron Devices, 40, 118 (1993).
[4] S.-Y. Oh. et al., SRC Topic Research Conference Workshop on Low Dielectric Interlayer Dielectrics for High Performance Circuits, RPI, Troy, NY, Aug. 9-10, 1994.
[5] T. S. Kuan, Dielectrics and CVD Metallization Symp., San Diego, CA, Feb. 7-8, 1994.
[6] T. E. Seidel, C. H. Ting, Material Research Society Symp. Proc. Vol. 381, p.3, 1995.
[7] C. B. Case, C. J. Case, A. Kornblit, M. E. Mills, D. Castillo, R. Liu, Materials Research Society, vol. 443, p. 177.
[8] Neil H. Hendricks, Materials Research Society, vol. 443, p.3, 1997.
[9] N. Awaya, H. Inokawa, E. Yamamoto, Y. Okazaki, M. Miyake, Y. Arita, and T.
Kobayashi, IEEE Trans. Electron Devices, 39 (1996) 1206-1212.
[10] J. Tao, N. W. Cheung, and C. Hu, IEEE Electron Devices Lett., 14 (1993) 249-251
[11] S. Bothra, B. Rogers, M. Kellam, and C. M. Osburn, IEEE Trans. Electron Devices, 40 (1993) 591-597
[12] S. Wolf and R. N. Tauber, “Silicon Processig for the VLSI Era”, Vol. 2, Sunset Beach, CA: Lattice, 1986, p. 181-199
[13] P. T. Liu, T. C. Chang, Y. S. Mor and S. M. Sze , Japanese Journal of Applied Physics 38, 3482 (1999).
[14] T. C. Chang, P. T. Liu, Y. J. Mei, Y. S. Mor, T. H. Peng, Y. L. Yang and S.M. Sze, J. Vac. Sci . Technol. B 17 (5), 2325 (1999).
[15] T. C. Chang, P. T. Liu, Y. S. Mor, S. M. Sze, Y. L. Yang, M. S. Feng, F. M. Pan, B. T. Dai, and C. Y. Chang, J. Electrochem. Soc. 146 (10) 3802 (1999).
[16] P. T. Liu, T. C. Chang, H. Su, Y. S. Mor, Y. L. Yang, Henry Chung, J. Hou and S. M. Sze, J. Electrochem. Soc. 148 (2), F30 (2001).
[17] T. Sakurai, IEEE Trans. Electron Devices, 40 (1993) 118-124
[18] S. Ito, Y. Homma, E. Sasaki, S. Uchimara and H. Morishima, J. Electrochem. Soc. 137, 1212 (1990).
[19] Anurag Jain, Svetlana Rogojevic, Satya V.Nitta, Venumadhav Pisupatti, William N. Gill, Peter C. Wayner Jr., Joel L. Plawsky., Materials Research Society,vol 565,p 29-40(1999).
[20] J. Wataerloos, H. Meynen, B. Coenegrachts, T. Gao, J. Grillaert, and L. Van den hove, No. 97-ISMIC-222D, in Proceedings of the 3rd International Dielectrics for ULSI Multilevel Interconnection Conference, DUMIC, p. 310, Santa Clara, CA. Feb 10-11, 1997.
[21] L. J. Chen, S. C. Tseng, S. C. Chang, and C. M. Wang, No. 98-ISMIC-107, in Proceedings of the 14th International VLSI Multilevel Interconnection Conference (VMIC), p. 125, Santa Clara, CA (1997).
[22] J. M. Neirynck, R. J. Gutmann, and S. P. Murarka, J. Electrochem. Soc., 146, 2333 (1999).
[23] H. G. Chiu, C. Wu, H. B. Lu, and J. T. Lin, No. 98-IMIC-300P, in Proceedings of the 3rd International Chemical Mechanical Polish (CMP) for VLSI/ULSI Multilevel Interconnection Conference, CMP-MIC, p. 328, Santa Clara, CA, Feb 19-20, 1998.
[24] T. Hara, T. Tomisawa, T. Kurosu, and T. K. Doy, J. Electrochem. Soc., 146, 2333 (1999).
[25] C. L. Borst, R. J. Gutmann, W. N. Gill, No. 99-IMIC-109, in Proceedings of the 16th International VLSI Multilevel Interconnection Conference (VMIC), p. 207, Santa Clara, CA, Sept 7-9, 1999.
[26] L. Forester, D. K. Choi, R. Hosseini, J. Lee, B. Tredinnic, K. Holland, and T. Cale, No. 95-IMIC-104, in Proceedings of the 12th International VLSI Multilevel Interconnection Conference (VMIC), p.482, Tampa, FL, June 27-29, 1995.
[27] Y. Homma, T. Furusawa, K. Kusukawa, and M. Nagasawa, No. 96-ISMIC-100P, in Proceedings of the 1st International Chemical Mechanical Polish (CMP) for VLSI/ULSI Multilevel Interconnection Conference, CMP-MIC, p. 67, Santa Clara, CA, Feb 22-23, 1996.
[28] B. Trednnick, J. Lee, K. Holland, and T. Bibby, No. 96-ISMIC-100P, in Proceedings of the 1st International Chemical Mechanical Polish (CMP) for VLSI/ULSI Multilevel Interconnection Conference, CMP-MIC, p. 107, Santa Clara, CA, Feb 22-23, 1996.
[29] Y. L. Wang, C. Liu, S. T. Chang, M. S. Tsai, M. S. Feng, and W. T. Tseng, Thin Solid Films, 308-309, 550 (1997).

QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top