|
[1] SYSTEMC Version 2.0 Beta-2 User’s Guide, 1996. [2] T. Werner, V. Akella, “Asynchronous processor survey,” IEEE Computer Vol 30, Issue 11, pp. 67-76, Nov. 1997. [3] Sutherland I.E., “Micropipelines,” Communications of the ACM, Vol.32, No.6, pp. 720-738, June 1989. [4] D. K. Arvind et al., “Micronets: A Model for Decentralising Control in Asynchronous Processor Architectures,” Asynchronous Design Methodologies, Proceedings, Second Working Conference, pp. 190-199, 1995. [5] S.B. Furber; P. Day, J.D. Garside; N.C. Paver; J.V. Woods, “AMULET1: a micropipelined ARM,” Compcon Spring '94, Digest of Papers, pp. 476-485, 1994. [6] J.V. Woods; P. Day, S.B. Furber, J.D. Garside, N.C. Paver, S. Temple, “AMULET1: an asynchronous ARM microprocessor,” Computers, IEEE Transactions on Computers, Vol. 46 Issue 4, pp. 385-398, Apr. 1997. [7] S.B. Furber; J.D. Garside; P. Riocreux; S. Temple; P. Day, Jianwei Liu; N.C. Paver, “AMULET2e: an asynchronous embedded controller,” Proceedings of the IEEE, Vol. 87, Issue 2, pp. 243-256, Feb. 1999. [8] D.W. Lloyd, J.K. Garside, “A Practical Comparison of Asynchronous Design Styles,” Seventh International Symposium on, Asynchronous Circuits and Systems, pp. 36-45, 2001. [9] Lloyd, D.W.; Garside, J.D.; Gilbert, D.A. “Memory faults in asynchronous microprocessors,” Fifth International Symposium on, Asynchronous Circuits and Systems, pp. 71-80, 1999 [10] Describing Synthesizable RTL in SystemC, Version 1.0, May 2001. [11] Fu-Chiung Cheng, Stephen H. Unger, “Self-Timed Carry-Lookahead Adders,” IEEE Transactions on Computers, pp. 659-672, July 2000. [12] J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 1990. [13] Gerry Kane, Joe Heinrich, MIPS RISC Architecture, 1992.
|