|
C. J. Alpert and A. Devgan, ``Wire Segmenting for Improved buffer insertion, Proc. DAC , pp. 588--593, 1997. C. J. Alpert and A. Devgan, S. T. Quay, ``Buffer Insertion for Noise and Delay Optimization, IEEE Trans. CAD, Vol. 18, Issue 11, pp. 1633--1645, Nov.1999. C. J. Alpert, T. C. Hu, J. H. Huang, A. B. Kahng, and D. Karger, Prim-Dijkstra Tradeoffs for Improved Performance-Driven Routing Tree Design,IEEE Trans. CAD, Vol. 14, pp. 890--896, 1995. C. J. Alpert, J. Hu, S. S. Sapatnekar, P. G. Villarrubia, ``A Practical Methodology for Early Buffer and Wire Resource Allocation, Proc. DAC, pp. 189--194, 2001. H. B. Bakoglu, Circuit, Interconnections, and Packaging for VLSI, Addison-Wesley, 1990. J. Cong, T. Kong and Z. D. Pan, Buffer Block Planning for Interconnect-Driven Floorplanning, Proc. ICCAD, pp.358--363, 1999. J. Cong, T. Kong and Z. D. Pan, Buffer Block Planning for Interconnect Planning and Predicition, IEEE Trans. VLSI Systems, 2001. A. Devgan, Efficient coupled noise estimation for on-chip interconnects, Proc. IEEE/ACM Int. Conf. CAD, pp.147--151, 1997. F. Dragan, A. Kahng, I. Mandoiu, S. Muddu, and A. Zelikovsky, Provably good global buffering using an available buffer block plan, Proc. Int. Conf. CAD, pp. 104--109, Nov. 2000. W. C. Elmore, The transient response of damped linear networks with particular regard to wide band amplifiers, J. Appl. Phys., vol. 19, pp. 55--63, 1948. L. P. P. P. van Ginneken, ``Buffer Placement in Distributed RC-tree Network for Minimal Elmore Delay, Proc. ISCAS, pp. 865--868, 1990. L. Gal, On-chip crosstalk--The new signal integrity challenge, Proc. Custom Integrated Circuits Conf, pp. 12.1.1--12.1.4, 1995. F. S. Hillier and G. J. Lieberman Introduction to Operations Research, McGraw-Hill, 1995. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, Optimization by Simulated Annealing, Science, vol. 220, no. 4598, May 13, 1983, pp.671--680. D. Li, A. Pua, P. Srivastava, and U. Ko, A Repeater-Optimazation Methodology for Deep Sub-Micron, High-Performance Processors, Proc. ICCAD, pp.726--731, 1997. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair IEEE Trans. CAD , Vol. 15, pp. 1518--1524, 1996. J. M. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall, 1996. S. Sait and H. Youssef, VLSI Physical Design Automation, IEEE Press, 1995. P. Sarkar and C.K. Koh, Routability-Driven Repeater Block Planning for Interconnect-Centric Floorplanning, IEEE Trans. on Computer-Aided Design, vol. 20, no. 5, pp. 660--671, May 2001. P. Sarkar, V. Sundararaman and C.K. Koh, Routability-Driven Repeater Block Planning for Interconnect-Centric Floorplanning, , pp. 186--191, 2000. Semiconductor Industry Association, National Technology Roadmap for Semiconductors}, 1997 Edition. Semiconductor Industry Association, National Technology Roadmap for Semiconductors, 1999 Edition. K. L. Shephard and V. Narayan, Noise in submicron digital design, Proc. IEEE/ACM ICCAD}, pp. 524--531, 1996. T. Stohr, M. Alt, A. Hetzel, and J. Koehl, Analysis, reduction and avoidance of crosstalk on VLSI chips, Proc. ISPD, pp. 211--218, 1998. X. Tang and D.F. Wong Planning Buffer Locations by Network Flows Proc. ISPD, pp. 180--185, 2000. A. Vittal and M. Marek-Sadowska, Crosstalk reduction for VLSI, IEEE Trans. Computer-Aided Design, vol. 16, pp. 290--298, 1997. F. Y. Young, Chris C. N. Chu, W. S. Luk, and Y. C. Wong Handling Soft Modules in General Nonslicing Floorplan Using Lagrangian Relaxation, IEEE Trans. CAD, Vol. 20, pp. 687--692, 2001.
|