|
1. John Wiley & Sons, Frequency Synthesis by Phase Lock., Inc, second ed., 2000. 2. Roland E. Best, Phase-Locked Loops, Design, Simulation and Applications. McGraw-Hill, Third Edition. 3. P. V. Brennan, Phase-Locked Loops: Principles and Practice, MacMillan Press Ltd., Great Britain, 1996. 4. C. Dislis, J. H. Dick, et al, “Test Economics and Design for Testability for Electronic Circuits and System,” Ellis Horwood, 1995. 5. Z. You, E. Sanchez-Sinencio, and J. P. de Gyvez, “ Analog System-level Fault Diagnosis Based on a Symbolic Method in the Frequency Domain,” IEEE Trans. Instrum. Meas., vol. 44, pp. 28-35, Feb. 1995. 6. L. Rapisarda, and R. A. Decarlo, “ Analog Multi-frequency Fault Diagnosis,” IEEE Trans. Circuits Syst., vol. CAS-30, pp. 223-233, April 1983. 7. Seongwon Kim; Soma, M. “An All-digital Built-in Self-test for High-speed Phase-locked Loops ” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on , Volume: 48 Issue: 2 , Feb. 2001 8. P. Goteti, G. Devarayanadurg, M. Soma, ”DFT for Embedded Charge-Pump PLL Systems Incorporating IEEE 1149.1”, Custom Integrated Circuits Conf., pp.10.3.1-10.3.4, 1997. 9. S. Sunter, A. Roy, ”BIST for Phase-Locked Loops in Digital Applications”, Proceedings IEEE ITC, pp. 532-540, 1999. 10. Martin John Burbidge, Frederic Poullet, “ Investigations for Minium Invansion Digital Only Built-in Ramp Based Test Techniques For Charge Pump PLL’s ” 7th IEEE European Test Workshop,pp 371-377,2002 11. Ozev, S.; Orailoglu, A. “System-level Test Synthesis for Mixed-signal Designs ” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on , Volume: 48 Issue: 6 , June 2001 12. Chung Kin Ho; Shepherd, P.R.; Eberhardt, F.; Tenten, W “Hierarchical Fault Diagnosis of Analog Integrated Circuits ” Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on , Volume: 48 Issue:8, Aug. 2001 13. Rizk, M.R.M.; Yacout, M.Y “Fault Diagnosis of Mixed Digital and Linear Analog Circuits ” Radio Science Conference, 2001. NRSC 2001. Proceedings of the Eighteenth National , Volume: 2 , 2001 14. J.W.Lin, C.L.Lee and J.E.Chen, "A Design for Diagnosis Scheme for the PLL", IEEE IMSTW, pp.5-8, 2001; "An Efficient Test and Diagnosis Scheme for The Feedback Type of Analog Circuits with Minimal Added Circuits", IEEE Design, Automation and Test in Europe, pp., 2002
|