臺灣博碩士論文加值系統

本篇論文描述一個利用電流模式設計之低電壓低通濾波器。利用電流模式積分器組成一個Biquad電路，使截止頻率提升為680百萬赫茲，一般的Biquad電路主要由兩個區塊所組成，分別為lossy 及lossless差動積分器，可藉由改變偏壓電流來改變濾波器的截止頻率。此電路在2.5伏特的電源下工作，其消耗功率約為3.76毫瓦。使用0.25微米互補金氧半製成。

Low voltage CMOS low pass filter using current-mode techniques is presented. The 680NHz cutoff frequency is achieved by using current-mode integrator as a building block of the current-mode biquad. A universal biquad is constructed from two basic building blocks, lossless and lossy differential current-mode integrators. Tuning of the biquad is obtained by changing the bias currents. The power consumption is 3.76mW with 2.5V supply voltage. The chip is fabricated in 0.25μm CMOS process.

Table of Contents
Abstract (Chinese) i
Abstract (English) ii
Table of Contents iii
List of Figures v
List of Tables vii
CHAPTER1 INTRODUCTION………………………………………..1
1.1 MOTIVATION………………………………….………1
1.2 THESIS ORGANIZATION……………………………………..3
CHAPTER2 SYSTEM ARCHITECTURE…………………………...4
2.1 ANALOG FILTER……………………………………………...4
2.2 DIGITAL FILTER……………………………………….5
CHAPTER3 CURRENT-MODE INTEGRATOR……………………7
3.1 INTRODUCTION TO CURRENT-MODE CIRCUIT…………………7
3.2 THE FIRST CURRENT CONVEYOR………………………………8
3.3 THE SECOND CURRENT CONVEYOR……………………………9
3.4 A BASIC CIRCUIT REALIZATION OF CCⅡ…………………10
3.5 LOSSY CURRENT-MODE INTEGRATOR…………………………11
3.6 LOSSLESS CURRENT-MODE INTEGRATOR……………………13
CHAPTER4 CIRCUIT DESIGN AND SIMULATION……………17
4.1 BIQUAD CIRCUIT………………………………………17
4.2 SIMUALTION RESULT OF BIQUAD CIRCUIT…………………20
4.3 SENENTH-ORDER FILTER……………………………………21
4.4 BOOST FUNCTION…………………………………………25
CHAPTER5 NONIDEAL EFFECT…………29
5.1 MISMATCH……………………………………………………29
5.1.1 Mismatch of lossy integrator……………30
5.1.2 Mismatch of lossless integrator………31
5.1.3 Mismatch of seventh-order filter………33
5.2 ACCURACY OF THE CAPACITANCE……………………………33
CHAPTER6 CONCLUSION………………39

[1] Toumazou. C., Lidgey, F.J., and Haigh, D.G. “Analog IC design：The current-mode approach,” (Peter Peregrinus, 1990).
[2] Osama Shana’a and Rolf Schaumann, “Low-voltage high-speed current-mode continuous time IC filters with orthogonal ωo — Q tuning,” IEEE Trans, Circuirs and Systems, vol.46, pp.390-400, April 1999.
[3] Sterling L. Smith and Edgar Sanchez-Sinencio, “Low voltage integrators for high-frequency CMOS filters using current mode techniques,” IEEE Trans, Circuits and Systems, vol.43, pp.39-48, January 1996.
[4] Praveen Chegondi and Ezz.I EI-Masry, “A 600-MHz CMOS pulse equalizer for disk drive read channel applications,” Electrical and Computer Engineering, 2000 Canadian Conference on, Volume: 2 , Page(s): 870 -874 vol.2, 2000.
[5] Francesco Rezzi, Ivan Bietti, Marco Cazzaniga, and Rinaldo Castello, “A 70mW seventh-order filter with 7-50MHz cutoff frequency and programmable boost and group delay equalization,” IEEE J.Solid-State Circuits, vol.32, pp.1987-1999, Dec.1997.
[6] Patrick K. D. Pai, Anthony D. Brewster, and Asad A. Abidi, “A 160-MHz analog front-end IC for EPR-IV PRML magnetic storage read channels,” IEEE J.Solid-State Circuits, vol.31, pp1803-1816, Nov. 1996.
[7] Wim Dehaene, Michiel S. J. Steyaert, and Willy Sansen, “A 50-MHz Standard CMOS pulse equalizer for hard disk read channels,” IEEE J.Solid-State Circuits, vol.32, pp977-988, July, 1997.
[8] Gregory T. Uehara and Paul R. Gray, “Parallelism in analog and digital PRML magnetic disk read channel equalizers,” IEEE Trans. Magn., vol.31. pp1174-1179, March 1995.
[9] David A. Johns and Ken Martin, “Analog Integrated Circuit Design,” John Wiley & Sons, INC.
[9] Joshua C. Park, Rohit Mittal, Kimberly C. Bracken, L. Richard Carley, and David J., “High-speed CMOS current-mode equalizers,” Circuits and Systems, 1995. ISCAS ''95., 1995 IEEE International Symposium on , Volume: 2 , 1995 Page(s): 1033 -1036 vol.2.
[10] Caesar S. H. Wong, Jacques C. Rudell, Gregory T. Uehara, and Paul R. Gray, “A 50-Mhz eight-tap adaptive equalizer for partial-response channels,” IEEE J.Solid-State Circuits, vol.30, March, 1995.
[11] Pezhman Amini and Omid Shoaei, “A low-power gigabit etherent analog equalizer,” Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on , Volume: 1 , 2001.
[12] Patrick K. D. Pai and Asad A. Abidi, “A 40-mW 55Mb/s CMOS equalizer for use in magnetic storage read channels,” IEEE J. Solid-State Circuits, vol.29, April, 1994.
[13] J. D. Coker, R. L. Galbraith, G. J. Kerwin, J. W. Rae, “Implementation of PRML in a rigid disk drive,” IEEE Trans. Magn., vol.27, Nov., 1991.
[14] Chun-Sup Kim, Gea-Ok Cho, Yong-Hwan Kim, and Bang-Sup Song, “A CMOS 4X speed DVD read channel IC,” IEEE J. Solid-State Circuits, vol.33, Aug.,1998.
[15] Bert C. Rothenberg, James E. C. Brown, Paul J. Hurst, and Stephen H. Lewis, “A mixed-signal RAM decision-feedback equalizer for disk drives,” IEEE J. Solid-State Circuits, vol.32, May, 1997.
[16] Behzad Razavi, “Design of analog CMOS integrated circuits,” McGraw-Hill series, 2000.
[17] Tertulien Ndjountche and Rolf Unbehauen, “A low-power and high-speed equalizer for magnetic storage read channels,” Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on, Volume: 1 , 2001
[18] Sami Kiriaki, T. Lakshmi Viswanathan, Gennady Feygin, Bogdan Staszewski, Richard Pierson, Bill Krenik, Michiel de Wit, and Krishnaswamy Nagaraj, “A 160-MHz analog equalizer for magnetic disk read channels,” IEEE J. Solid-State Circuits, vol.32, Nov., 1997.