|
[1] Toumazou. C., Lidgey, F.J., and Haigh, D.G. “Analog IC design:The current-mode approach,” (Peter Peregrinus, 1990). [2] Osama Shana’a and Rolf Schaumann, “Low-voltage high-speed current-mode continuous time IC filters with orthogonal ωo — Q tuning,” IEEE Trans, Circuirs and Systems, vol.46, pp.390-400, April 1999. [3] Sterling L. Smith and Edgar Sanchez-Sinencio, “Low voltage integrators for high-frequency CMOS filters using current mode techniques,” IEEE Trans, Circuits and Systems, vol.43, pp.39-48, January 1996. [4] Praveen Chegondi and Ezz.I EI-Masry, “A 600-MHz CMOS pulse equalizer for disk drive read channel applications,” Electrical and Computer Engineering, 2000 Canadian Conference on, Volume: 2 , Page(s): 870 -874 vol.2, 2000. [5] Francesco Rezzi, Ivan Bietti, Marco Cazzaniga, and Rinaldo Castello, “A 70mW seventh-order filter with 7-50MHz cutoff frequency and programmable boost and group delay equalization,” IEEE J.Solid-State Circuits, vol.32, pp.1987-1999, Dec.1997. [6] Patrick K. D. Pai, Anthony D. Brewster, and Asad A. Abidi, “A 160-MHz analog front-end IC for EPR-IV PRML magnetic storage read channels,” IEEE J.Solid-State Circuits, vol.31, pp1803-1816, Nov. 1996. [7] Wim Dehaene, Michiel S. J. Steyaert, and Willy Sansen, “A 50-MHz Standard CMOS pulse equalizer for hard disk read channels,” IEEE J.Solid-State Circuits, vol.32, pp977-988, July, 1997. [8] Gregory T. Uehara and Paul R. Gray, “Parallelism in analog and digital PRML magnetic disk read channel equalizers,” IEEE Trans. Magn., vol.31. pp1174-1179, March 1995. [9] David A. Johns and Ken Martin, “Analog Integrated Circuit Design,” John Wiley & Sons, INC. [9] Joshua C. Park, Rohit Mittal, Kimberly C. Bracken, L. Richard Carley, and David J., “High-speed CMOS current-mode equalizers,” Circuits and Systems, 1995. ISCAS ''95., 1995 IEEE International Symposium on , Volume: 2 , 1995 Page(s): 1033 -1036 vol.2. [10] Caesar S. H. Wong, Jacques C. Rudell, Gregory T. Uehara, and Paul R. Gray, “A 50-Mhz eight-tap adaptive equalizer for partial-response channels,” IEEE J.Solid-State Circuits, vol.30, March, 1995. [11] Pezhman Amini and Omid Shoaei, “A low-power gigabit etherent analog equalizer,” Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on , Volume: 1 , 2001. [12] Patrick K. D. Pai and Asad A. Abidi, “A 40-mW 55Mb/s CMOS equalizer for use in magnetic storage read channels,” IEEE J. Solid-State Circuits, vol.29, April, 1994. [13] J. D. Coker, R. L. Galbraith, G. J. Kerwin, J. W. Rae, “Implementation of PRML in a rigid disk drive,” IEEE Trans. Magn., vol.27, Nov., 1991. [14] Chun-Sup Kim, Gea-Ok Cho, Yong-Hwan Kim, and Bang-Sup Song, “A CMOS 4X speed DVD read channel IC,” IEEE J. Solid-State Circuits, vol.33, Aug.,1998. [15] Bert C. Rothenberg, James E. C. Brown, Paul J. Hurst, and Stephen H. Lewis, “A mixed-signal RAM decision-feedback equalizer for disk drives,” IEEE J. Solid-State Circuits, vol.32, May, 1997. [16] Behzad Razavi, “Design of analog CMOS integrated circuits,” McGraw-Hill series, 2000. [17] Tertulien Ndjountche and Rolf Unbehauen, “A low-power and high-speed equalizer for magnetic storage read channels,” Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on, Volume: 1 , 2001 [18] Sami Kiriaki, T. Lakshmi Viswanathan, Gennady Feygin, Bogdan Staszewski, Richard Pierson, Bill Krenik, Michiel de Wit, and Krishnaswamy Nagaraj, “A 160-MHz analog equalizer for magnetic disk read channels,” IEEE J. Solid-State Circuits, vol.32, Nov., 1997.
|