跳到主要內容

臺灣博碩士論文加值系統

(54.224.117.125) 您好!臺灣時間:2022/01/28 20:31
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:陳相志
研究生(外文):Hsiang-Chih Chen
論文名稱:最小轉換差動訊號接收器
論文名稱(外文):Transition Minimized Differential Signaling Receiver
指導教授:吳錦川
指導教授(外文):Jiin-Chuan Wu
學位類別:碩士
校院名稱:國立交通大學
系所名稱:電子工程系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2002
畢業學年度:90
語文別:英文
論文頁數:89
中文關鍵詞:high speed linksTMDS receivertracking data recovery receiver3 times oversamplingphase locked loopdelay locked loop
外文關鍵詞:高速連結TMDS 接收器追蹤式資料回復接收器三倍頻取樣相位鎖定迴路延遲鎖定迴路
相關次數:
  • 被引用被引用:0
  • 點閱點閱:264
  • 評分評分:
  • 下載下載:69
  • 收藏至我的研究室書目清單書目收藏:1
隨著 CMOS 製程技術的發展,以及處理器運算能力的快速提昇,提示著用以傳輸資訊的寬頻資料連結越來越顯得需要。在許多的應用中,比如說電腦內部、電腦與電腦間和電腦與週邊間的介面,這樣的連結通常是一個很重要的部分。為了克服在資料傳輸過程中由各種雜訊源所導致的訊號完整性問題,接收器在整個高速連結效能的表現中扮演了一個重要的角色。本篇論文描述以TMDS 傳送方式為基礎的介面之追蹤式資料回復系統設計。接收器試圖在接收端回復在 Gb/s 等級速率的傳輸資料。
為了正確地將接收到的信號回復成二進制的數位資料,一個具有數位式迴授控制迴路的系統架構被提出來。利用三倍超頻取樣的技巧,這個追蹤式的資料回復系統可以在模擬結果中正確地回復 1.65 Gb/s 的傳輸資料。這個系統避免了在兩倍取樣的系統中會遭遇到的亞穩態問題,並保持了閉迴路的相位校正特性。此接收器亦擁有簡單資料選取邏輯電路與數位相移機制兩個優點,因此可減低硬體設計複雜度與增加對雜訊抵抗的能力。兩組多相位產生器被採用在此接收器的實現上。相位鎖定迴路由於其具有頻率合成的特性故被採用為參考相位產生器,而延遲鎖定迴路基於其較佳的不累積抖動特性,它被採用作取樣相位產生器。此接收器最後將對回復信號作解多工處理以轉成四個並行資料輸出。

The scaling of CMOS process technologies and the increasing computational capability of processors, indicate that high bandwidth links to communicate the information are needed. Such high speed links are often important parts of inner- computer, computer-to-computer or computer-to-peripheral interfaces. To overcome the signal integrity problems induced by various noise sources during data transmission period, the receiver design plays an important role in the overall performance of high speed links. This thesis describes the design of a tracking data recovery receiver for the TMDS based interface. The receiver tries to recover the transmitted data at the receiving end with the data rate at Gb/s range.
To recover the received signal back to digital binary data correctly, a system architecture with a digital feedback control loop is proposed. With the 3 times oversampling technique, the signal transmitted in a mesochronous system could be recovered correctly by the tracking data recovery system with the data rate at 1.65 Gb/s in the simulation result. The system prevents the metastability problem in 2 times oversampling tracking systems, keeping the closed loop phase calibration mechanism. The receiver also has the advantages of simple data selection logic and digital phase shifting mechanism, thus simplifying the hardware design and improving noise immunity. Two multiple phase generators are adopted in the tracking receiver system. The PLL is used as reference clock generator due to its ability to synthesize higher frequency outputs. And the DLL is taken as sampling clock generator because of its better non-accumulated jitter property. Finally, the input data stream could be demultiplexed by this system to be four parallel data channels.

Table of Contents
Abstract (Chinese).............................................i
Abstract (English)............................................ii
Acknowledgement..............................................iii
Table of Contents.............................................iv
List of Tables...............................................vii
List of Figures.............................................viii
Chapter 1 Introduction.......................................1
1.1 Motivation.................................................1
1.2 Thesis Organization........................................3
Chapter 2 Background.........................................5
2.1 Conventional Bus Links and Point to Point Links............5
2.2 Noise Considerations......................................12
2.3 Signaling Methods.........................................22
2.4 Clocking Methods..........................................30
Chapter 3 The Building Blocks of the PLL and DLL............41
3.1 Fundamentals of PLL and DLL...............................41
3.2 Phase Detector............................................45
3.3 Charge Pump and Loop Filter of PLL........................48
3.4 Charge Pump and Loop Filter of DLL........................50
3.5 Differential Delay Buffer, VCO and VCDL...................51
3.6 Divide-by-2.5 Divider.....................................59
3.7 Loop Parameters Consideration.............................61
Chapter 4 The Building Blocks of the Tracking Data Recovery
System........................................................67
4.1 System Architecture Overview..............................67
4.2 Receiver..................................................70
4.3 Sampler...................................................72
4.4 Control Logic.............................................72
4.5 Phase Shifter.............................................74
4.6 Phase Selector and Serializer.............................75
4.7 Synchronizer and Divider..................................76
4.8 System Simulation Result..................................78
Chapter 5 Experimental Results..............................81
5.1 DLL Measurement Result....................................81
5.2 Layout Consideration......................................83
Chapter 6 Conclusions and Future Works......................85
6.1 Conclusions...............................................85
6.2 Future Works..............................................86
Bibliography..................................................87
Vita..........................................................89

[1] D. H. Wolaver, Phase-Locked Loop Circuit Design. Prentice Hall, 1991.
[2] D. A. Johns and K. Martin, Analog Integrated Circuit Design. John Wiley & Sons, Inc., first ed., 1997.
[3] B. Razavi, “ A study of phase noise in CMOS oscillators”, IEEE Journal of Solid-State Circuits, vol. 31, pp. 331-343, March 1996.
[4] J. A. McNeill, “Jitter in ring oscillators”, IEEE Journal of Solid-State Circuits, vol. 32, pp. 870—879, June 1997.
[5] J. G. Maneatis, “Low-jitter process-independent DLL and PLL based on self-biased techniques”, IEEE Journal of Solid-State Circuits, vol. 31, pp. 1723—1732, November 1996.
[6] J.-R. Yuan and C. Svensson, “Fast CMOS nonbinary divider and counter”, Electronics Letters, vol. 29, pp. 1222-1223, June 1993.
[7] C. K. K. Yang and M. A. Horowitz, “A 0.8-um CMOS 2.5Gb/s oversampling receiver and transmitter for serial links”, IEEE Journal of Solid-State Circuits, vol. 31, pp. 2015-2023, December 1996.
[8] A. Fiedler and R. Mactaggart, “A 1.0625Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis”, in ISSCC Dig., pp. 238-239, February 1997.
[9] M. Rau and T. Oberst, “Clock/data recovery PLL using half-frequency clock”, IEEE Journal of Solid-State Circuits, vol.32, pp. 1156-1159, July 1997.
[10] J. Poulton and W. J. Dally, “A tracking clock recovery receiver for 4-gbps signaling”, IEEE Micro, pp. 25-27, Jan/Feb 1998.
[11] K. Lee and Y. Shin, “1.04 gbd low EMI digital video interface system using small swing serial link technique”, IEEE Journal of Solid-State Circuits, vol.33, pp. 816-823, May 1998.
[12] C. K. K. Yang and R Farjad-Rad, “A 0.5-um CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling”, IEEE Journal of Solid-State Circuits, vol.33, pp. 713-722, May 1998.
[13] J. G. Maneatis and M. A. Horowitz, “Precise delay generation using coupled oscillators”, IEEE Journal of Solid-State Circuits, vol.28, pp. 1273-1282, December 1993.
[14] M.-S. Lee and T.-S. Cheung, “A novel charge pump PLL with reduced jitter characteristics”, International Conference on VLSI and CAD, pp. 596-598, 1999.
[15] R. Gu and J. M. Tran, “A 0.5-3.5Gb/s low-power low-jitter serial data CMOS transceiver”, in ISSCC Dig., pp. 352-353, February 1999.
[16] M. Fukaishi and K. Nakamura, “A 20-Gb/s CMOS multichannel transmitter and receiver chip set for ultra-high-resolution digital displays”, IEEE Journal of Solid-State Circuits, vol.35, pp. 1611-1618, November 2000.
[17] J.-S. Lee and M.-S. Keel ,“Charge pump with perfect current matching characteristics in phase-locked loops”, Electronics Letters, vol. 36, pp. 1907-1908, November 2000.
[18] Y. Moon and D.-K. Jeong, “A 0.6-2.5 GBaud CMOS tracked 3x oversampling transceiver with dead-zone phase detection for robust clock/data recovery”, in ISSCC Dig., pp. 212-213, February 2001.
[19] J. M. Ingino, “A 4GHz 40dB PSRR PLL for an SOC application”, in ISSCC Dig., pp. 392-393, February 2001.
[20] S. B. Anand and B. Razavi, “A CMOS clock recovery circuit for 2.5-Gb/s NRZ data”, IEEE Journal of Solid-State Circuits, vol.36, pp. 432-439, March 2001.
[21] A. Boni and A. Pierazzi, “LVDS I/O interface for Gb/s-per-pin operation in 0.35-um CMOS”, IEEE Journal of Solid-State Circuits, vol.36, pp. 706-711, April 2001.
[22] J. Savoj and B. Razavi, “A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector”, IEEE Journal of Solid-State Circuits, vol.36, pp. 761-767, May 2001.
[23] P. Larsson, “Measurements and analysis of PLL jitter caused by digital switching noise”, IEEE Journal of Solid-State Circuits, vol.36, pp. 1113-1119, July 2001.
[24] H.-H. Chang and J.-C. Wu, “A 723-MHz 17.2-mW CMOS programmable counter”, IEEE Journal of Solid-State Circuits, vol.33, pp. 1572-1575, October 1998.
[25] M. Soyuer and R.G. Meyer, “Frequency Limitation of a Conventional Phase-Frequency Detector”, IEEE Journal of Solid-State Circuits, vol. 25, pp.1019-1022, Aug. 1990.
[26] J. P. Hein, and J. W. Scott, “z-Domain Model for Discrete-Time PLL’s”, IEEE Trans. Circuits and Systems, vol.35, pp.1391-1400, Nov. 1988.
[27] J. G. Maneatis, “Precise delay generation using coupled oscillators,” Ph. D. dissertation, Stanford University, June 1994.
[28] Stefanos Sidiropoulous, “High Performance Inter-Chip Signaling,” Ph. D. dissertation, Stanford University, April 1998.
[29] Chin-Kong Ken Yang, “Design of High-Speed Serial Links in CMOS,” Ph. D. dissertation, Stanford University, December 1998.
[30] Kun-Yung Chang, “Design of a CMOS Asymmetric Serial Link,” Ph. D. dissertation, Stanford University, August 1999.
[31] Evelina Fai-Yee Yeung, “Design of High-Performance and Low-Cost Parallel Links,” Ph. D. dissertation, Stanford University, January 2002.

QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top