|
[1] D.C. Opferman and N.T. Tsao-Wu, “On a Class of Rearrangeable Switching Networks,” the Bell system Technical Journal, May-June 1971 [2] Steinar Andresen, “The Looping Algorithm Extended to Base 2t Rearrangeable Switching Networks,” IEEE Transactions on Communications, Vol. COM-25, NO. 10, Oct 1977 [3] Tse-yun Feng and Seung-Woo Seo, “A New Routing Algorithm for a Class of Rearrangeable Networks,” IEEE Transactions on Computers, Vol. 43, NO. 11, Nov 1994 [4] Pierre G. Paulin and John P. Knight, “Force—Directed Scheduling for the Behavioral Synthesis of ASIC’s,” IEEE Transactions on Computer-Aided Design, Vol. 8, NO. 6, June 1989 [5] Alberto Sangiovanni-Vincentelli and Grant Martin, “Platform-Based Design and Software Design Methodology for Embedded Systems,” IEEE Design & Test of Computers, P.23-P.33, Nov-Dec 2001 [6] Ki-Il Kum and Wonyong Sung, “Combined Word-Length Optimization and High-Level Synthesis of Digital Signal Processing Systems,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, NO. 8, Aug 2001 [7] Yen-Lin Lee and Lan-Rong Dung, “The Configurable Scheduler for IP-Based SOC Synthesis,” VLSI Design/CAD Symposium, Hsinchu, August 2001 [8] Yin-Tsung Hwang, Ming-Chang Tsai and Nan-Ron Liu, “An Efficient MP3 Audio Decoder Implementabion Based on HW/SW CoDesign,” VLSI Design/CAD Symposium, Hsinchu, August 2001 [9] I.-J. Huang, W.-K. Huang and C.-F. Kao, “A Parameterized MMX IP Module for RISC Microprocessors,” VLSI Design/CAD Symposium, Hsinchu, August 2001 [10] Jagesh Sanghavi and Albert Wang, “Estimation of Speed, Area, and Power of Parameterizable, Soft IP,” DAC 2001, June 18-22, 2001 [11] Tay-Jyi Lin and Chein-Wei Jen, "CASCADE - Configurable and Scalable DSP Environment," IEEE International Symposium on Circuits and Systems (ISCAS), Arizona, May [12] Chein-Wei Jen and Tay-Jyi Lin, "Heterogeneous Arcthiecture with Configurable Coprocessing Datapaths," International Workshop on Nanoelectronic Circuits and Giga-Microsystems (IWNCGM), Miao-Li, October 2001 [13] Tay-Jyi Lin, Tzung-Shian Yang and Chein-Wei Jen, "Coprocessing Datapath Generation in Configurable DSP Platforms," VLSI Design/CAD Symposium, Hsinchu, August 2001 [14] Tay-Jyi Lin and Chein-Wei Jen, "Data Stream Generation for Concurrent Computation in VLSI Signal Processors," International Conference on Signal Processing (ICSP), Beijing, August 2000 [15] Michael Keating and Pierre Bricaud, Reuse Methodology Manual for System-on-a-Chip Designs, 2nd [16] Daniel Gajski, Nikil Dutt, Allen Wu and Steve Lin, High-Level Synthesis Introduction to Chip and System Design, Kluwer Academic Publishers [17] R. Sethi, “Complete register allocation problems,” SIAM J. Computing, vol. 4, no. 3, pp. 226—248, Sept. 1975. [18] Rafael C. Gonzalez and Richard E. Woods, Digital Image Processing, Addison Wesley [19] AMBATM Specification (Rev 2.0) [20] Keshab K. Parhi and Joo-Sang Lee, “Register Allocaltion for Design of Data Format Converts,” ICASSP, vol. 2, pp 1133-1136, 1991 [21] M. Majurdar, K. K. Parhi, “Design of Data Format Converters Using Two-Dimensional Register Allocation,” IEEE Trans. CAS II, Apr 1998 [22] K.Srivatsan, C. Chakrabarti, and L. Lucke, “Low Power Data Format Converter Design Using Semi-Static Register Allocation,” ICCD, 1995 [23] S. F. Li, M. Wan, and Jan Rabaey, “Configuration Code Generation and Optimization for Heterogeneous Reconfigurable DSPs”, IEEE SiPS 99 [24] K. K. Parhi, “Systematic synthesis of DSP data format converters using lifetime analysis and forward—backward register allocation,” IEEE Trans. Circuits Syst. II, vol. 39, pp. 423—440, July 1992. [25] S. Mallat, A Wavelet Tour of Signal Processing, 2nd Edition, Academic Press, 1999 [26] S. Mallat, “Multifrequency Channel Decompositions of Images and Wavelet Models,” IEEE Transactions on Acoustics Speech and Signal Processing, Dec 1989 [27] Tay-Jyi Lin and Chein-Wei Jen, "An Efficient 2-D DWT Architecture via Resource Cycling," IEEE International Symposium on Circuits and Systems (ISCAS), Sydney, May 2001
|