|
[1] T. Wakimoto, Y. Akazawa, and S. Konaka, “Si bipolar 2GS/s 6b flash A/D conversion LSI“, in IEEE Journal of Solid State Circuits, vol. 23, pp.1345-.Dec. 1988. [2] V. Garuts, Y. Yu, E. Traa, and T. Yamaguchi, “A dual 4-b 2-GS/s full Nyquist analog-to-digital converter using a 70-ps silicon bipolar technology with borosenic-poly process and coupling-base implant,” IEEE J. Solid-State Circuits, vol. 24, pp. 216-222, Apr. 1989. [3] K. Poulton et al, “A 6-b-4GSa/s GaAs HBT ADC,” IEEE Journal of Solid State Circuits, vol. 30, pp.1109-1118, Oct. 1995. [4] K. Uyttenhove, A. Marques, and M. Steyaert, “A 6-b 1-GHz acquisition speed CMOS flash ADC with digital error coeerction”, IEEE Custom Integrated Circuits Conf., May 2000, pp. 249-252. [5] G. Geelen, “A 6-b 1.1GSample/s CMOS A/D converter,” IEEE Int. Solid-State Circuits Conf., pp.128-129, Feb. 2001. [6] M. Choi and Asad. A. Abidi. “ A 6-b 1.3-Gsample/s A/D Converter in 0.35-μm CMOS”, IEEE Journal of Solid-State Circuits, vol. 36, no. 12, pp.1847-1858, Dec. 2001. [7] P. Scholtens and M. Vertregt, “A 6b 1.6GSample/s Flash ADC in 0.18μm CMOS using Averaging Termination”, IEEE Int. Solid-State Circuits Conf., 2002. [8] Tsukamoto, S.; Dedic, I.; Endo, T.; Kikuta, K.y.; Goto, K.; Kobayashi, O,”A CMOS 6-b, 200 MSample/s, 3 V-Supply A/D Converter for a PRML Read Channl LSI”, Solid-State Circuits, IEEE Journal of , Volume: 31 Issue: 11 , Nov. 1996 Page(s): 1831 -1836 [9] I. Mehr and D. Dalton, “ A 500-Msamples/s, 6-b Nyquist-rate ADC for disk-drive read channel application,” IEEE Journal of Solid State Circuits, vol. 34, pp. 912-920, July 1999 [10] D. Dalton, G. J. Spalding, H. Reyhani, T. Murphy, K. Deevy, M. Walsh and P. Griffin, “A 200MSPS 6-Bit Flash ADC in 0.6μm CMOS”, IEEE Transactions on Circuits and Systems, II. Analog and Digital Signal Processing. Vol. 45, no. 11, Nov. 1998. [11] I. Mehr, and D. R. Welland, “A CMOS Continuous-Time Gm-C Filter for PRML Read Channel Applications at 150Mb/s and Beyond”, IEEE Journal of Solid State Circuits, vol. 32, no. 4, pp. 499-513, Apr. 1997. [12] K. Yoon, S. Park and W. Kim,” A 6b 500MSample/s CMOS flash ADC with a Background Interpolated Auto-Zeroing Technique”, IEEE Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International , 1999 Page(s): 326 —327 [13] C. Donovan, and M. P. Flynn, “A “Digital” 6-bit ADC in 0.25μm CMOS”, IEEE Journal of Solid State Circuits, vol. 37, no. 3, Mar. 2002 [14] H. Pan, “A 3.3-v 12-b 50-MS/s A/D converter in 0.6-μm COMS with over 80-dB SFDR,” Ph. D. dissertation, Univ. of California, Los Angeles, CA, Dec. 1999 [15] K. Jattmann and J. Barrow, “A technique for reducing differential nonlinearity errors in flash A/D converters”, in ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 1991, pp. 170-171. [16] K. Bult and A. Buchwald, “An Embbedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2 “, IEEE J. Solid-State Circuits, vol. 32, no. 12, DEC. 1997. [17] B. J. Sheu and C. Hu, “Switch-induced error voltage on a switched capacitor,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 519-525, Aug. 1984. [18] W. B. Wilson, H. Z. Massoud, E. J. Swanson, R. T. George, and R. B. Fair, “Measurement and modeling of charge feedthrough in n-channel MOS analog switches,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1206-1213, Dec. 1985. [19] G. Wegmann, E. A. Vittoz, and F. Rahali, “Charge injection in analog MOS switches,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 1091-1097, Dec. 1987. [20] Christopher W. Mangelsdorf, “ A 400-MHz Input Flash Converter with Error Correction”, IEEE Journal of Solid State Circuits, Vol. 25, no. 1, pp. 184-191, Feb 1990 [21] A. G. W. Venes and R. J. van de plassche, “ An 80-MHz, 8-b CMOS folding A/D converter with distributed track-and hold preprocessing”, IEEE J. Solid-State Circuits, vol. 31, pp. 1846-1852, Dec. 1996.
|