本篇論文描述一個六位元、每秒1000百萬次取樣用於通道讀取的全差動類比/數位轉換器。利用平均的技巧取代了以往自動歸零的方式，讓轉換器在自我校正的時候，也能夠持續轉換連續的輸入訊號而不中斷。平均的技巧是利用在空間域中輸入訊號跟偏移雜訊所看到的增益不同的優點來降低有效的偏移雜訊。文中，對平均的原理有詳細的分析和討論。此外，在本文中也提出了一個不同的終止技巧。為了減少功率的消耗，類比以及數位電路都用一個1.8伏特電源。預先放大器使用共模回溯的設計來提高在低電源下的輸入共模範圍。由模擬的結果顯示在470百萬赫茲及1000百萬赫茲的取樣頻率下，轉換器輸出的有效位數大於5.5。使用0.18微米單層複晶矽互補金氧半製程，消耗功率約為180毫瓦

A 6-bit 1-GSample/s fully differential CMOS flash analog-to-digital converter for read channel is described is this thesis. To achieve the goal of no-idle time for self-calibration of A/D converter, the conventional auto-zeroing scheme is replaced by averaging technique. Averaging technique takes the advantage of different gains seen by input signal and offset in spatial domain. The principle of averaging technique is analyzed and discussed in detail. And, a different termination technique is proposed in this thesis. In order to reduce the power consumption, a 1.8V power supply is for both analog and digital circuits. The pre-amplifier consists of CMFB circuit to improve the input common mode range at 1.8V. Simulation results show that the converter can achieve effective number of bit higher than 5.5 at the input frequency up to 470MHz and sampling frequency up to 1GHz. Using 0.18μm 1P6M CMOS process, the converter consumes 180mW at 1.8V when running at 1GHz.

Chapter 1 INTRODUCTION 1
1.1 Motivation 1
1.2 Thesis Organization 3
Chapter 2 REVIEW OF OFFSET CANCELATION TECHNIQUE 4
2.1 Conventional Auto-zeroing Operation 5
2.2 Digital Offset Calibration 10
Chapter 3 AVERAGE 12
3.1 Principle of Averaging 12
3.2 Edge Effect 19
3.2.1 Terminated with an Equivalent Resistor 20
3.2.2 Terminated with Cyclic Network 22
3.2.3 Special Termination Approach 23
Chapter 4 CIRCUIT DESIGN and SIMULATION 26
4.1 Track-and-Hold 27
4.2 Pre-amplifier Array 29
4.3 Pipelining Latch 33
4.4 Digital Decoder 35
4.5 Clock Generator 36
Chapter 5 SIMULATION RESULTS 38
5.1 Fundamental Limitation of Differential Sampling Switch 38
5.2 Averaging Effect Simulation 45
5.3 Single Channel Simulation 47
5.4 Overall Simulation Results 49
Chapter 6 CONCLUSION and FUTURE WORK 52
6.1 Conclusion 52
6.2 Future Work 53
Bibliography 54

[1] T. Wakimoto, Y. Akazawa, and S. Konaka, “Si bipolar 2GS/s 6b flash A/D conversion LSI“, in IEEE Journal of Solid State Circuits, vol. 23, pp.1345-.Dec. 1988.
[2] V. Garuts, Y. Yu, E. Traa, and T. Yamaguchi, “A dual 4-b 2-GS/s full Nyquist analog-to-digital converter using a 70-ps silicon bipolar technology with borosenic-poly process and coupling-base implant,” IEEE J. Solid-State Circuits, vol. 24, pp. 216-222, Apr. 1989.
[3] K. Poulton et al, “A 6-b-4GSa/s GaAs HBT ADC,” IEEE Journal of Solid State Circuits, vol. 30, pp.1109-1118, Oct. 1995.
[4] K. Uyttenhove, A. Marques, and M. Steyaert, “A 6-b 1-GHz acquisition speed CMOS flash ADC with digital error coeerction”, IEEE Custom Integrated Circuits Conf., May 2000, pp. 249-252.
[5] G. Geelen, “A 6-b 1.1GSample/s CMOS A/D converter,” IEEE Int. Solid-State Circuits Conf., pp.128-129, Feb. 2001.
[6] M. Choi and Asad. A. Abidi. “ A 6-b 1.3-Gsample/s A/D Converter in 0.35-μm CMOS”, IEEE Journal of Solid-State Circuits, vol. 36, no. 12, pp.1847-1858, Dec. 2001.
[7] P. Scholtens and M. Vertregt, “A 6b 1.6GSample/s Flash ADC in 0.18μm CMOS using Averaging Termination”, IEEE Int. Solid-State Circuits Conf., 2002.
[8] Tsukamoto, S.; Dedic, I.; Endo, T.; Kikuta, K.y.; Goto, K.; Kobayashi, O,”A CMOS 6-b, 200 MSample/s, 3 V-Supply A/D Converter for a PRML Read Channl LSI”, Solid-State Circuits, IEEE Journal of , Volume: 31 Issue: 11 , Nov. 1996
Page(s): 1831 -1836
[9] I. Mehr and D. Dalton, “ A 500-Msamples/s, 6-b Nyquist-rate ADC for disk-drive read channel application,” IEEE Journal of Solid State Circuits, vol. 34, pp. 912-920, July 1999
[10] D. Dalton, G. J. Spalding, H. Reyhani, T. Murphy, K. Deevy, M. Walsh and P. Griffin, “A 200MSPS 6-Bit Flash ADC in 0.6μm CMOS”, IEEE Transactions on Circuits and Systems, II. Analog and Digital Signal Processing. Vol. 45, no. 11, Nov. 1998.
[11] I. Mehr, and D. R. Welland, “A CMOS Continuous-Time Gm-C Filter for PRML Read Channel Applications at 150Mb/s and Beyond”, IEEE Journal of Solid State Circuits, vol. 32, no. 4, pp. 499-513, Apr. 1997.
[12] K. Yoon, S. Park and W. Kim,” A 6b 500MSample/s CMOS flash ADC with a Background Interpolated Auto-Zeroing Technique”, IEEE Solid-State Circuits Conference, 1999. Digest of Technical Papers. ISSCC. 1999 IEEE International , 1999 Page(s): 326 —327
[13] C. Donovan, and M. P. Flynn, “A “Digital” 6-bit ADC in 0.25μm CMOS”, IEEE Journal of Solid State Circuits, vol. 37, no. 3, Mar. 2002
[14] H. Pan, “A 3.3-v 12-b 50-MS/s A/D converter in 0.6-μm COMS with over 80-dB SFDR,” Ph. D. dissertation, Univ. of California, Los Angeles, CA, Dec. 1999
[15] K. Jattmann and J. Barrow, “A technique for reducing differential nonlinearity errors in flash A/D converters”, in ISSCC Dig. Tech. Papers, San Francisco, CA, Feb. 1991, pp. 170-171.
[16] K. Bult and A. Buchwald, “An Embbedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2 “, IEEE J. Solid-State Circuits, vol. 32, no. 12, DEC. 1997.
[17] B. J. Sheu and C. Hu, “Switch-induced error voltage on a switched capacitor,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 519-525, Aug. 1984.
[18] W. B. Wilson, H. Z. Massoud, E. J. Swanson, R. T. George, and R. B. Fair, “Measurement and modeling of charge feedthrough in n-channel MOS analog switches,” IEEE J. Solid-State Circuits, vol. SC-20, pp. 1206-1213, Dec. 1985.
[19] G. Wegmann, E. A. Vittoz, and F. Rahali, “Charge injection in analog MOS switches,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 1091-1097, Dec. 1987.
[20] Christopher W. Mangelsdorf, “ A 400-MHz Input Flash Converter with Error Correction”, IEEE Journal of Solid State Circuits, Vol. 25, no. 1, pp. 184-191, Feb 1990
[21] A. G. W. Venes and R. J. van de plassche, “ An 80-MHz, 8-b CMOS folding A/D converter with distributed track-and hold preprocessing”, IEEE J. Solid-State Circuits, vol. 31, pp. 1846-1852, Dec. 1996.