(3.215.180.226) 您好!臺灣時間:2021/03/06 13:16
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果

詳目顯示:::

我願授權國圖
: 
twitterline
研究生:陳吉昌
研究生(外文):Jyi-Chang Chen
論文名稱:全數位鎖相迴路之研究與設計
論文名稱(外文):Investigation and Desgin of All Digital Phase Locked Loop
指導教授:陳紹基陳紹基引用關係
指導教授(外文):Sau-Gee Chen
學位類別:碩士
校院名稱:國立交通大學
系所名稱:電子工程系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2002
畢業學年度:90
語文別:中文
論文頁數:68
中文關鍵詞:全數位鎖相迴路數位震盪器相位頻率偵測器
外文關鍵詞:ADPLLDCOPFD
相關次數:
  • 被引用被引用:4
  • 點閱點閱:2610
  • 評分評分:系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔系統版面圖檔
  • 下載下載:274
  • 收藏至我的研究室書目清單書目收藏:1
我們在本篇論文中將提出一個全數位鎖相迴路的設計,它是由相位偵測器,頻率偵測器,數位控制震盪器,控制單元與一些邏輯電路所組成。我們將提出一個新的相位追蹤演算法,此演算法擁有減少相位累增誤差的功能,且不會降低追蹤的速度,及一個能消除元件內部延遲誤差的改良頻率偵測器,並將詳細的介紹每一工作單元的動作原理與在設計時所要注意的問題。在我們所設計的全數位鎖相迴路中,數位震盪器它是由三條路徑與三個模式及5-bit的delay cell所組成。我們控制單元主要執行兩個動作:一是頻率搜尋演算法,另一個是相位追蹤演算法,在頻率搜尋時,我們採用兩個D型正反器與一些邏輯電路組成頻率偵測器,用來偵測頻率的差異,而在相位追蹤時,我們採用兩個並聯的D型正反器來當做我們的相位偵測器。最後我們將以Hspice與Verilog的模型來模擬,並以Verilog的模擬環境來驗證我們整個全數位鎖相迴路的系統。
In this thesis, we present the design of an all digital phase locked loop (ADPLL), which consists of a phase detector (PD), a frequency detector (FD), a digitally controlled oscillator (DCO), a control unit and some auxiliary logic circuits. A new phase tracking algorithm is proposed to reduce the accumulative phase error without slowing down the tracking speed, and a modify frequency detector circuit which can cancel the internal error delay. We analyze and design each functional block in detail, and point out the important design parameters and discuss some design issues. In our design, the DCO consists of three paths, three modes, and a 5 bit controlled delay cell. The control unit performs two major functions, i.e., frequency search algorithm and phase tracking algorithm. We use two D-type flip-flops and some logic circuits for frequency detector to detect the difference of frequency in searching frequency. At the same time, we use two parallel D-type flip-flops for phase detector to track phase. Finally, we use Hspice and Verilog code to verify the overall ADPLL system
目錄
中文摘要 i
英文摘要 ii
誌謝 iv
目錄 v
表目錄 vii
圖目錄 viii
第一章 緒論 1
1-1 背景介紹 1
1-2 研究動機 2
1-3 論文安排 3
第二章 鎖相迴路系統概要 4
2-1 類比鎖相迴路(APLL) 4
2-2 數位鎖相迴路(DPLL) 6
2-3 全數位鎖相迴路(ADPLL) 8
2-4 全數位鎖相迴路設計概要 11
2-5 全數位鎖相迴路之應用 12
第三章 全數位鎖相迴路分析與討論 15
3-1 數位控制震盪器之介紹與討論 15
3-2 相位與頻率偵測器(Phase Frequency Detector) 20
3-3 控制單元 23
3-3-1 頻率搜尋(Phase Search) 24
3-3-2 相位追蹤(Phase Tracking) 26
第四章 全數位鎖相迴路之設計 29
4-1 數位控制震盪器之設計 30
4-2 相位與頻率偵測器之設計(Phase and Frequency Detector) 47
4-2-1 頻率偵測器 47
4-2-2 相位偵測器 50
4-3 控制單元之設計 52
4-3-1 頻率搜尋演算法 53
4-3-2 相位追蹤演算法 54
4-4 全數位鎖相迴路之整合,模擬與比較討論 58
4-4-1 全數位鎖相迴路之整合 58
4-4-2 模擬結果比較與討論 60
第五章 結論 64
參考文獻 65
自傳 68
[1] R. E. Best, “Phase Locked Loops: Design, Simulation, and Application,” 3rd ed., McGraw-Hill, New York 1997.
[2] Terng-Yin Hsu, The study of All Digital Phase Locked Loop (ADPLL) and its Applications, National Chiao-Tung University, PhD. Thesis, 1999.
[3] Chi-Cheng Cheng, The analysis and design of all digital phase-locked loop (ADPLL), National Chiao-Tung University,” M.S. Thesis, 2001.
[4] J. Dunning, G. Garcia, J. Lundberg, and E. Nuckolls, “An all digital phase-locked loop with 50-cycle lock time suitable for high-performance microprocessors,” IEEE J. Solid-State Circuits, vol.30, no. 4, pp. 412-422, Apr. 1995.
[5] Jen-Shiun Chiang and Kuang-Yuan Chen, “A 3.3V all digital phase locked loop with small DCO hardware and fast phase lock,” Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, vol. 3 pp. 554-557, 1998.
[6] Ching-Che Chung and Chen-Yi Lee, “An all digital phase locked loop for high speed clock generation,” Proceedings on 2002 IEEE International Symposium on Circuits and Systems, vol. 3, pp. 679-682, 2002.
[7] Thomas Olsson and Peter Nilsson, “A digital PLL made from standard cell,” in Proc. 15th ECCTD, pp. 277-280, 2001.
[8] Chung-Cheng Wang, A digital frequency synthesizer HDL generator for SOC design, National Chiao-Tung University, M.S. Thesis, 2000.
[9] Ramin Sadr, Biren Shah, and Sami Hinedi, “Design of wideband all digital phase locked loops using multirate digital filter banks,” IEEE Transactions on Communication, vol. 44, Issue. 6, pp. 663-667, June 1996.
[10] Terng-Yin Hsu, Bai-Jue Shieh, and Chen-Yi Lee, “An all digital phase locked loop (ADPLL) based clock recovery circuit,” IEEE Journal of Solid-State Circuit, vol. 34, no. 8, pp. 1063-1073, August 1999.
[11] Seog-Jun Lee, Beomsup Kim, and Kwyro Lee, “A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme,” IEEE Journal of Solid-State Circiut, vol. 32, no. 2, pp. 289-291, February 1997.
[12] Shi Hao and Yan Puqiang, “A high lock-in speed digital phase locked loop,” IEEE Transactions on Communications, vol. 39, no. 3, pp. 365-368, June 1991.
[13] Shyh-Jye Jou, Ya-Lan Tsao, and I-YingYang, “An all digital phase-locked loop with modified binary search of frequency acquisition,” IEEE International Conference on Electronics Circuits and Systems, Vol. 2, pp. 195 —198, 1998.
[14] Won-Hyo Lee, Jun-Dong Cho, and Sung-Dae Lee, “A high speed and low power phase frequency detector and charge-pump”, IEEE ASP-DAC’99, vol. 1, pp. 269-272, 1999.
[15] R. Ahola, J. Routama, S. Lindfors, and K. Halonen, “A phase detector with no dead zone and a very wide output voltage range charge-pump,” IEEE ISCAS’98, vol. 1, pp. 155-158, 1998.
[16] Jan M. Rabaey, Digital Integrated Circuit: A Design Perspective, Prentice-Hall, 1996.
[17] Neil H. E. Weste and Kamran Eshraghian, Principles of CMOS VLSI Design: A System Perspective, 2nd ed., Addison-Wesley, New York, 1993.
[18] Y. Savaria, D. Chtchvyrkov, and J. F. Currie, “A fast CMOS voltage controlled ring oscillator,” IEEE ISCAS’94, vol. 4, pp. 359-362, 1994.
[19] I. A. Young, J. K. Greason, and K. L. Wong, “A PLL clock generator with 5 to 110 MHz of lock range for microprocessors,” IEEE J. Solid-state Circuit, vol. 27, no. 11, pp. 1599-1607, Nov. 1992.
[20] I. Novof, J. Austin, R. Chmela, T. Frank, R. Kelkar, K. Short, D. Strayer, M. Styduhar, and S. Wyatt, “Fully integrated CMOS phase locked loop with 15 to 240MHz locking range and 50ps jitter,” IEEE J. Sold-State Circuit, vol.30, no. 11, pp. 1259-1266, Nov. 1995.
[21] M. Rau, T. Oberst, R. Lares, A. Rothermel, R. Schweer, and N. Menoux, “Clock/data recovery PLL using half frequency clock,” IEEE J. Solid-State Circuit, vol. 32, no. 7, pp. 1156-1159, July 1997.
[22] S. T. Yan and H. C. Luong, “A 3V 1.3 to 1.8GHz CMOS voltage controlled oscillator with 0.3ps jitter,” IEEE Trans. Circuits and Systems II, vol. 45, no. 7, pp.876-880, July 1998.
[23] S. J. Lee, B. Kim and K. Lee, “A fully integrated low-noise 1 GHz frequency synthesizer design for mobile communication application,” IEEE Custom Integrated Circuits Conference 1994, pp. 383-386.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
系統版面圖檔 系統版面圖檔