臺灣博碩士論文加值系統

在通訊系統中因通道衰減會造成符號間干擾。本論文中採用絕對值演算法(CMA)的盲蔽等化器(Blind equalizer)將通道所造成的符號間干擾消除，再由載波相位恢復器對相位錯誤作補償。但因經過CMA盲蔽等化器所得之輸出信號星狀圖(Constellation)的收斂效果不佳，故在此加入第二級的最小均方誤差(LMS)決策反饋(Decision Feedback)等化器，以求得較佳之信號星狀圖(Constellation)的收斂。在作第二級決策反饋等化器的同時，也可將載波恢復器(Carrier Recovery)合併使用，使其作信號星狀圖收斂的同時也作反相位旋轉。此處的第二級決策反饋等化器，採用順向濾波器(FFF)與反饋濾波器(FBF)組合成三種不同的型式。最後由輸出信號星狀圖的均方誤差(MSE)值可看出，只採用順向濾波器的第二級決策反饋等化器的輸出效果最佳。

In the communication systems, the channel fading will cause Inter-symbol interference (ISI). In this thesis, the constant modulus algorithm (CMA) equalizer is used to eliminate ISI. Carrier recovery loop is used to compensate the phase error. However, the convergence of the output constellation from CMA equalizer is not satisfactory. Therefore, we use the Least Mean Square-decision feedback equalizer (LMS-DFE) as the second-stage equalizer to overcome the constellation convergence problem. The second-stage equalizer can be combined with carrier recovery unit. It can be any combination of Feed-Forward Filter (FFF) and Feed-Back Filter (FBF). From the Mean Square Error (MSE) results we can see that the equalizer that just uses FFF achieves the best performance.

第一章、緒論…………………………………………………………… ……1
第二章、系統簡介、頻帶取樣與串接積分梳型濾波器…………………… 3
2.1. 系統簡介………………………………………………………3
2.2. 頻帶取樣………………………………………………………5
2.3. 速率的轉換……………………………………………………8
2.4. 串接積分梳型濾波器……………………………………… 11
第三章、時脈回復…………………… … … …………………………… 15
3.1時脈回復簡述 ………………… ……………………………15
3.2內插器………………………………… ………………………17
3.3時間誤差偵測器……………………………………………… 26
3.4時脈處理器…………………………………………………… 33
第四章、盲蔽等化器、載波相位恢復與LMS演算法之等化器………… 35
4.1. 盲蔽等化器……… …………………………………………35
4.2. 載波相位恢復…… …………………………………………45
第五章、結語與未來工作展望… …………………………………………57
參考文獻…………………………………………………………… …… …59附錄A……………………………………………………………………… …62

[1] S.G. Kaiser, “Digital receiver technology, architecture, and application”, Microwave Symposium Digest, 1996., IEEE MTT-S International , Vol. 3, pp. 1331 —1334, 1996.
[2] R.G. Vaughan, N.L. Scott, and D.R. White, “The theory of bandpass sampling”, IEEE Trans. Commun., Vol. COM-39, pp. 1973-1984, Sep. 1991.
[3] G. Guirong, Z. Zhaowen, W. Feixue, “Mixer-free all digital quadrature demodulation”, Proceedings of ICSP '98, Vol. 2 , pp. 1704 —1707, 1998.
[4] S.M. Fitz, “Receiver architectures for GSM handsets”, IEE Colloquium on, pp. 3/1 —3/10, 1998.
[5] P.P. Vaidyanathan, Multirate Systems and Filter Banks. Englewood Cliffs, New Jersey: Prentice Hall 1993.
[6] E.B. Hogenauer, “An economical class of digital filters for decimation and interpolation”, IEEE Trans. Acoust., Speech, Signal Processing, Vol. ASSP-39, pp. 155-162, Apr. 1981.
[7] A.Y. Kwentus, Z. Jiang, and A.N. Willson, Jr., “Application of Filter Sharpening to Cascaded Integrator-Comb Decimation Filters”, IEEE Trans. on Signal Processing, Vol. 45, No. 2, pp. 457-467, Feb. 1997.
[8] H. Meyr, M. Moeneclaey, and S.A. Fechtel, Digital Communication Receivers: Synchronization, Channel Estimation, and Signal Processing. New York: John Wiley & Sons, 1998.
[9] L. Erup, F.M. Gardner, and R.A. Harris, “Interpolation in digital modems — Part II: Implementation and performance’’, IEEE Trans. Commun., Vol. COM-41, pp. 998-1008, June 1993.
[10] C.W. Farrow, ’’A continuously variable digital delay element’’, in Proc. IEEE Int. Symp. Circuits & Syst., Espoo, Finland, June 1988, pp.2641-2645.
[11] F.M. Gardner, “Interpolation in digital modems — Part I: Fundamentals”, IEEE Trans. Commun., Vol. COM-41, pp. 502-508, Mar. 1993.
[12] F.M. Gardner, “A BPSK/QPSK Timing-Error Detector for Sampled Receivers”, IEEE Trans. Commun., COM-34, pp. 423-429, May 1986.
[13] U. Mengali, A. N. D’Andrea, Synchronization Techniques for Digital Receivers. New York: Plenum Press 1997.
[14] D.N. Godard, “Self-Recovering Equalization and Carrier Tracking in Two- Dimensional Data Communication Systems”, IEEE Trans. Commun., Vol. 28, No. 11, pp. 1867-1875, Nov. 1980.
[15] O. Shalvi and E. Weinstein, “New Criteria for Blind Deconvolution of Nonminimum Phase Systems (Channels)”, IEEE Trans. Inform., Vol. IT-36, pp. 312-321, Mar. 1990.
[16] A. Leclert and P. Vandamme, “Universal carrier recovery loop for QASK and PSK signal sets”, IEEE Trans. Commun., Vol. COM-31, no. 1, pp. 130-136, Jan. 1983.
[17] L. K. Tan, J. S. Putnam, et al, ‘‘A 70-Mb/s Variable-Rate 1024-QAM Cable Receiver IC with Integrated 10-b ADC and FEC Decoder’’, IEEE Journal of Solid-State Circuits, Vol. 33, no. 12, pp. 2205-2218, Dec. 1998.
[18] D. C. Chang, ‘‘MCNS DOCSIS-based Cable Modem Transceiver Systems and Design’’, CCL Technical Journal, Vol.93, pp. 16-23, Nov. 2000.
[19] K. N. Oh and Y. O. Chin, ‘‘Modified Constant Modulus Algorithm: Blind Equalization and Carrier Phase Recovery Algorithm’’, Proc. ICC’95, pp. 498-502, Seattle, WA, June 1995.
[20] K. H. Mueller and M. “Timing recovery in digital synchronous receivers”, IEEE Trans. Commun., Vol. COM-24, pp. 516-531, May 1976.
[21] Z. Hang and M. Renfors, “A Study of Performance of All-Digital Symbol 1013 —1016, May 1996.
[22] U. Lambrette, K. Langhammer and H. Meyr, “Variable Sample Rate Digital Feedback NDA Timing Synchronization”, in Proc. IEEE Globecom '96, pp.1348 — 1352, Nov. 1996.
[23] S. J. Chen, “Symbol Timing Synchronization for Down Converted Signal in Digital Receiver”, Master thesis, National Chiao Tung University, 2000.
[24] K.H. Park, D.K. Shin, J.S. Lee, M.H. Sunwoo, “Design of a QPSK/16 QAM LMDS downstream receiver ASIC chip”, Signal Processing Systems, pp. 210 —217, Oct. 2000.