跳到主要內容

臺灣博碩士論文加值系統

(54.83.119.159) 您好!臺灣時間:2022/01/17 10:00
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:陳世豪
研究生(外文):Shih-Hao Chen
論文名稱:數位多模式基頻收發機之里德-所羅門碼編/解碼器設計
論文名稱(外文):Reed Solomon VLSI Codec for Digital Multimode Radio
指導教授:吳文榕
指導教授(外文):Wen-Rong Wu
學位類別:碩士
校院名稱:國立交通大學
系所名稱:電信工程系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2002
畢業學年度:90
語文別:英文
論文頁數:63
中文關鍵詞:里德所羅門編解碼器
外文關鍵詞:ReedSolomoncodecDMMRVDL
相關次數:
  • 被引用被引用:0
  • 點閱點閱:164
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
由於航空交通量大幅增加,傳統飛航裝備與系統漸不符合民航界需求,特高頻的飛機通訊定址與回報系統 ( ACARS )雖然目前廣泛被使用,但其位元傳輸率偏低,通訊容量小已不敷航空通訊應用內容與數量之用。因此 國際民航組織(ICAO)等組織便制訂了一套新的航空通訊系統,特高頻數位鏈結 (VDL),其數據傳輸率高且通訊容量大將取代 ACARS,成為下一代陸空通訊的主流。
本論文之目的在於設計適用於VDL第2模式基頻接收機的里德-所羅門碼編/解碼器,編/解碼器的設計必須考慮里德-所羅門碼的參數,因此選擇合適的演算法為首要工作,進一步的在設計編/解碼器電路時,實現對應於演算法的電路. 這些主要的模組包括 病徵值計算器、錯誤多項式產生器、錯誤位置多項式產生器、錯誤強度多項式產生器等等。本論文採用C語言和Matlab來進行編/解碼器的設計和驗證編/解碼器的正確性,並且針對編/解碼器中的各個演算法單元,利用VHDL進行硬體設計。本論文之結果可提供符合需求的編/解碼器架構,以協助建立國內下一代陸空通訊系統的關鍵技術,和培植自行研發陸空通訊無線接收機的能

The currently used air-ground communication system is the Aircraft Communication Addressing and Reporting System (ACARS). Due to its low data transmission rate and small communication capacity, ACARS cannot cope with the rapid growth of air traffic. Thus, ICAO embarked on definition of a new standard for aeronautical communication. This is the VHF digital link (VDL); it has higher transmission rate and large capacity. The VDL will gradually replace the ACARS and become the key VHF data link system for the next generation air-ground data communication.
The object of this thesis is to design a Reed-Solomon (RS) codec for VDL mode2 baseband transceiver. The key modules for the codec include the syndrome calculator, error polynomial producer, error location producer, and the error magnitude producer. To reduce the chip area, we employ a time-sharing architecture and use a minimum number of multipliers in each module. We use C and Matlab to verify the codec function and evaluate its performance. Then, we use VHDL to model the codec behavior and implement it using a FPGA. The result of this thesis can help to built a complete VDL mode 2 transceiver, and to establish the key technology for the next generation air-ground communications.

I-1 Motivation problem statement
I-2 Proposed architecture
I-3 Outline of this thesis
II-1 Introduction of RS code
II-2 Introduction of Galois field Arithmetic
III-1 RS encoder
III-2 RS decoder
IV-1 RS encoder for DMMR
IV-2 RS decoder for DMMR
V-1. Simulation Results
V-2 Discussions
VI Conclusions
Reference

Reference
[1] Jong Sup Back, “Series Reed-Solomon Decoder Synchronized with Bit Clock
Signal,” United States Patent, Patent Number:6145113, Nov.7, 2000.
[2] S. Baudyopadhyay and A. Sengupta, “ Algorithm for Multiplication in
Galois Field for Implementation Using systolic Array,” IEE Proc. vol. 135, no:
6, pp. 336-339, Nov. 1988
[3] E. R. Berlekamp, Algebraic Coding Theory. New York: McGraw-Hill, 1968
[4] R. E. Blahut, Algebraic Methods for Signal Processing and Error Control
Coding. New York: Springer-Verlag, 1992.
[5] R. E. Blahut, “A universal Reed-Solomon decoder,” IBM J. Res. And
Devel., vol. 28, pp. 150-158, Mar. 1984
[6] R. P. Brent and H.T. Kung, “Systolic VLSI arrays for polynomial GCD
computation,” IEEE Trans. Comput., vol. C-33, pp. 731-736, Aug. 1984
[7] Richard E. Blahut, Theory and Practice of Error Control Codes,
Addison-Wesley Publishing Company, 1983.
[8] S. Baudyopadhyay and A. Sengupta, “ Algorithm for Multiplication in
Galois Field for Implementation Using systolic Array,” IEE Proc. vol. 135, no:
6, pp. 336-339, Nov. 1988.
[9] Jhy-yeu Chang, C. Bernard Shung, “A High Speed Reed-Solomon Codec Chip
Using lookforward Architecture,” IEEE Asia-Pacific Conference on, pp. 212-
217, June 1994.
[10] Yen-Hwa Chen, “The Implementation of Reed-Solomon Code Using
83
Inversionless Berlekamp Massey Algorithm,” Master Thesis, Institute of
Computer Science Information Engineering, I-Shou University, June 1999.
[11] R. T. Chien, “Cyclic decoding procedure for the ose-Chaudhuri —Hocque-
nghem codes,” IEEE Trans. Inform. Theory, vol. IT-10, pp. 357-363, Oct,
1964.
[12] S. Choomchuay and B. Arambepola, “Time domain algorithms and
architectures for Reed-Solomon decoding,” Proc. Inst. Elect. Eng. I, Commun.,
Speed and Vis., vol. 140, pp. 189-196, June 1993.
[13] N. Demassieux, F. Jutand., and M. Muller, “ A 10MHz (255,233) Reed-
Solomon decoder,” in Proc. IEEE 1988 Custom Integrated Circuits Conf., 1988,
pp. 17.6.1 —17.6.4
[14] S. T. J. Fenn, M.Benaissa, and D.Taylor, “GF(2^m) Multiplication and
Division over the Dual Basis,” IEEE Transaction on Computers, 45(3): 319-327,
March 1996.
[15] G. D. Forney , “On decoding BCH codes,” IEEE Trans. Inform. Theory,
vol. IT-11, pp. 549-557, Oct. 1965.
[16] D. Gorenstein and N. Zierler, “A class of error-correcting codes in 
symbols,” J. Soc. Ind. Applied Mathem., vol. 9, pp. 207-214, June 1961
[17] Jyh-Huei Guo and Chin-Liang Wang, “Bit-serial Systolic Array
Implementation Of Euclid's Algorithm For Inversion And Division
In GF(2/supm),” 1997 International Symposium on VLSI Technology, Systems, and
Applications, 1997, Proceedings of Technical Papers, pp. 113-117, 1997.
84
[18] J. M. Hsu and C. L. Wang, “An area-effiicient pipelined VLSI architecture
for decoding of Reed-Solomon codes based on a time-domain algorithm,” IEEE
Trans. Circuits Syst. Video Technol., vol. 7, pp. 864-871, Dec. 1997.
[19] Jin-Chuan Huang, Chien-Ming Wu, Ming-Der Shieh, Chien-Hsing Wu, “An area-
efficient versatile Reed-Solomon decoder for ADSL,” Proceedings of the 1999
IEEE International Symposium on Circuits and Systems, ISCAS '99, vol:1, pp.
517-520, 1999.
[20] W.S. Huang, “High-Speed pipeline VLSI Architecture for Reed-Solomon
Decoder”, Master Thesis, Institute of Electronics, National Chiao-Tung
University, June, 1993.
[21] Surendra K. Jain, Leilei Song, “Efficient Semisystolic Architectures for
Finite-Field Arithmetic,” IEEE Transactions on Very Large Scale Integration (
VLSI) Systems, vol.6, no. 1, pp. 103-113, March 1998.
[22] J. H. Jeng, J. M. Kuo and T. K. Truon, “A high efficient multiplier for
the RS decoder,” 1999. International Symposium on VLSI Technology, Systems,
and Applications, 1999.
[23] Hanho Lee, Meng-Lin Yu, Leilei Song, “VLSI Design of Reed-Solomon
Decoder Architectures,” IEEE International Symposium on Circuits and Systems,
vol. 5, pp. 705-708, May 2000.
[24] K. Y. Liu, “Architecture for VLSI design of Reed-Solomon decoders,”
IEEE Trans. Comput., vol. C-33, pp. 178-189, Feb. 1984
[25] J. L. Massey, “Shift register synthesis and BCH coding,” IEEE Trans.
Inform. Theroy, vol. IT-15, pp.122-127, Jan. 1969.
85
[26] E. D. Mastrovito, “VLSI Architectures for Multiplication over finite
Fields,”
LNCS-357, Proc.AAECC-6, pp.297-309, Rome, July 1998.
[27] Michihito Matsumoto, Kazuhiro Murase, “Multiplier in a Galois Field,” 
United States Patent, Patent Number:4918638, Apr. 17, 1990.
[28]Kazuto Matsuo, Samukawa-machi, “Computational Method and Apparatus
for Finite Field Multiplication,” United States Patent, Patent Number:
6138134, 2000
[29] Tomoko K. MATSUSHIMA, “Parallel Architecture for High-Speed
  Reed-Solomon Codec”, 98 Proceeding. SBT/IEEE Internaltional,
vol. 2, pp. 468-474, 1998.
[30] Kyutaneg Oh, Wonyong Sung, “An efficient Reed-Solomon decoder VLSI with
erasure correction,” 1997 IEEE Workshop on Signal Processing Systems, 1997.
SIPS 97 - Design and Implementation, pp.193-201, 1997
[31] W. W. Peterson, “Encoding and error-correction procedures for the Bose-
Chaudhuri codes”, IRE Trans. Inform. Theory, vol. IT-6, pp.
459-470, Sept. 1960
[32] Andrew du Preez, Francis, Farzin Agdhasi, “A Flexible Reed-Solomon Codec,
” 1999 IEEE, vol. 1, pp. 93-98, 1999.
[33] John G. Proakis, Digital Communications, Fourth Edition, McGRAW-HILL
International Edition, 2001.

QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top