跳到主要內容

臺灣博碩士論文加值系統

(3.90.139.113) 您好!臺灣時間:2022/01/16 18:49
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:古俊彥
研究生(外文):Jun-yan Ku
論文名稱:利用源極電感的串疊式低雜訊放大器在Giga赫茲的設計與電路實現
論文名稱(外文):Design of CMOS Cascode LNAs With Source Degeneration Inductor Implemented At GHz Frequency
指導教授:周復芳
指導教授(外文):Christina F. Jou
學位類別:碩士
校院名稱:國立交通大學
系所名稱:電信工程系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2002
畢業學年度:90
語文別:英文
論文頁數:41
中文關鍵詞:低雜訊放大器雜訊參數差動式低雜訊放大器串疊式
外文關鍵詞:low noiseamplifiernoise figuredifferentialLNAcascodesource degeneration
相關次數:
  • 被引用被引用:0
  • 點閱點閱:252
  • 評分評分:
  • 下載下載:68
  • 收藏至我的研究室書目清單書目收藏:0
在這篇論文研究中, 討論了以源極電感和閘極電感做為輸入阻抗匹配, 以串疊式電晶體為架構的低雜訊放大器。並且以CMOS 0.25μm 的製程, 實作一個2.4GHz 單端低雜訊放大器, 及2.4GHz 差動式低雜訊放大器。在使用電路板的量測中, 積體電路以外的高頻寄生效應, 如積體電路到電路板的打線和電路板的拉線等等, 對於積體電路的影響較難估計, 以電路板的量測並不適當。在使用on-wafer 的量測上, 由於支援儀器的限制, 所以只做單端電路的量測。實際量測到差動式LNA的半電路, S11為 -33.6dB at 2.7GHz , S21為 7.5dB at 2.4GHz , input P1dB為 0dBm at 2.4GHz , input IIP3為 10.3dBm at 2.4GHz , NF為 3.91dB at 2.4GHz 。Cascode LNA with source degeneration 的架構在2.4GHz有不錯的效果, 在佈局及量測上需要多考慮高頻寄生效應。

A low noise amplifier using a gate inductor and a source degeneration inductor for input matching and with the cascode topology is discussed. A 2.4GHz single-ended low noise amplifier and a 2.4GHz differential low noise amplifier using CMOS 0.25μm process are implemented. In the on-board measurement , the high frequency parasitic effects outside the on-chip circuit, such as bond-wire effects from the on-chip circuit to PCB and micro-strip lines on the PCB, are difficult to estimated. The on-board measurement is not appropriate for LNA. In the on-wafer measurement, only single-ended circuit measurement is available because of the limitation of the measure apparatus. The measure results of the half-circuit of the differential LNA is as follows : S11 is -33.6dB at 2.7GHz , S21 is 7.5dB at 2.4GHz , input power of P1db is 0dBm at 2.4GHz , input power of IIP3 is 10.3dBm , and the noise figure is 3.91dB at 2.4GHz. The topology of the cascode LNA with source degeneration has good performance at 2.4GHz. And the high frequency parasitic effects should be considered in layout and measurement.

Chinese abstract………………………………………………Ⅰ
Abstract………………………………………………….……Ⅱ
Acknowledgement……………………………………………Ⅲ
Contents………………………………………………………Ⅳ
List of Figures and Tables…………………………………….Ⅵ
Chap 1 Introduction…………………………………………1
1.1 Background……………………………………………….1
1.2 Specification Requirement…………………………………2
1.3 Thesis Organization………………………………………...3
Chap 2 Review Of Noise Model…………………………….4
2.1 Noise Effects In MOSFET………………………………….4
2.2 Silicon MOS Noise Model ………………………………….7
Chap 3 Single-ended LNA Architecture
And Design Consideration……………………………..10
3.1 Architecture Comparison…………………………………….10
3.2 Noise Figure For Single-ended Cascode LNA………………13
3.3 Cascode LNA ………………………………………………..16
Chap 4 Design and Measure ……………………………………..18
4.1 Specification And Design Consideration …………………….18
4.2 Layout Consideration …………………………………………19
4.3 Simulation ,Layout ,And Measurement of Single-ended LNA…20
4.4 Simulation ,Layout ,And Measurement of Differential LNA…..30
Chap 5 Conclusion………………………………………………….41
5.1 Conclusion …………………………………………………….41
Reference

[1] Shaeffer, D.K.; Lee, T.H. , “A 1.5-V, 1.5-GHz CMOS low noise amplifier” , IEEE Journal of Solid-State Circuits , vol.32 , Issue: 5, pp. 745 -759, May 1997
[2] S. Tedja, J. Van der Spiegel, and H. H. Williams, “Analytical and experimental studies of thermal noise in MOSFET’s,” IEEE Trans. Electron Devices, vol. 41, pp. 2069-2075, Nov. 1994.
[3]B. Wang, J. R. Hellums, and C. G. Sodini, “MOSFET thermal noise modeling for analog integrated circuits,” IEEE J. Solid-State Circuits, vol. 29, pp.833-835, July 1994.
[4]A. N. Karanicolas, “A 2.7V 900MHz CMOS LNA and mixer,” in ISSCC Dig. Tech. Papers, vol.39,pp.50-51. , 1996
[5]A. Rofougaran et al., “A 1GHz CMOS RF front-end IC for a direct-conversion wireless receiver,” IEEE J. Solid-State Circuits, vol. 31, pp.880-889, July 1996.
[6]S. Sheng et al., “A low-power CMOS chipset for spread-spectrum communications,” in ISSCC Dig. Tech. Papers, 1996, vol. 39,pp. 346-347
[7]Yongmin Ge, Kartikeya Mayaram, “A comparative analysis CMOS low noise amplifier for RF applications,”, IEEE ISCAS, vol. 4 , pp. 349 -352 , 1998
[8] E. Abou-Allam, T. Manku, “A low voltage design technique for low noise RF integrated circuits,” IEEE ISCAS , vol. 4, pp. 373-377, 1998
[9] M. F. Carreto-Castro, J. Silva-Martinez, “RF low-noise amplifiers”, IEEE ISCAS, vol. 2, pp. 81-84, 1998
[10] Chung-Yu Wu; Jeng Gong; Yn Cheng, “The design of 2 V 1 GHz CMOS low-noise bandpass amplifier with good temperature stability and low power dissipation”, IEEE International Conference on Electronics, Circuits and Systems , vol.3, pp. 153 -156, 1998
[11] R. Gharpurey, T. R. Viswanathan, “Design of front-end RF circuits”, Southwest Symposium on Mixed-Signal Design, pp. 134 -139, 1999
[12] Ken Leong Fong ,” Dual-band high-linearity variable-gain low-noise amplifiers for wireless applications”, IEEE International Solid-State Circuits Conference, pp. 224 -225 , 1999
[13] Li, X.; Kim, H.-S.; Ismail, M.; Olsson, H. , “A novel design approach for GHz CMOS low noise amplifiers” , IEEE Radio and Wireless Conference , pp. 285 -288, 1999
[14] J. Janssens, H. Steyaert, “MOS noise performance under impedance matching constraints” , Electronics Letters , Volume: 35 Issue: 15 , July 1999
[15] Q. Huang, “CMOS RF design-the low power dimension” , Proceedings of the IEEE Custom Integrated Circuits Conference , pp. 161 -166, 2000
[16] Jung-Suk Goo; Kwang-Hoon Oh; Chang-Hoon Choi; Zhiping Yu; Lee, T.H.; Dutton, R.W. “Guidelines for the power constrained design of a CMOS tuned LNA” , International Conference on Simulation of Semiconductor Processes and Devices , pp. 269 -272, 2000
[17] Rafla, R.A.; El-Gamal, M.N. , ” 2.4-5.8 GHz CMOS LNA's using integrated inductors” , IEEE Midwest Symposium on Circuits and Systems, vol.1, pp. 302 -304 , 2000
[18].Pietro Andreani, Henrik Sjoland, “ Noise Optimization of an Inductiviely Degenerated CMOS Low Noise Amplifier”, IEEE transactions on circuits and systems Ⅱ: analog and digital signal processing, vol. 48 , NO. 9 , Sep 2001
[19] Sungkyung Park; Wonchan Kim , “Design of a 1.8 GHz low-noise amplifier for RF front-end in a 0.8 /spl mu/m CMOS technology” , IEEE Transactions on Consumer Electronics , vol. 47, pp. 10-15 , Feb. 2001
[20] Thomas H. Lee, “ The Design of CMOS Radio-Frequency Integrated Circuits” , Combridge University Press
[21] Behzad Razavi , “ Design of Analog CMOS Integrated Circuits” , The McGraw-Hill Companies, Inc.

QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
1. 1. 王銘勇,憲法之刑事訴訟正當法律程序(上),新竹律師會刊,民國八十九年一月,第五卷第一期,第17~30頁。
2. 2. 王銘勇,憲法之刑事訴訟正當法律程序(下),新竹律師會刊,民國八十九年四月,第五卷第二期,第4~11頁。
3. 4. 史慶璞,「正當法律程序」條款與美國刑事偵審制度,輔仁法學,民國八十四年六月,第十四期,第45~62頁。
4. 5. 朱石炎,未遂犯與陷阱問題,法令月刊,民國七十六年三月,第三十八卷第三期,第7~8頁。
5. 6. 吳信華,法制國家原則(二)-權力分立原則,月旦法學雜誌,民國八十八年六月,第四十九期,第6~7頁
6. 7. 余振華、康順興,正當法律程序原則與檢警關係之研究,理論與政策,民國八十八年九月,第十三卷第三期,第225~243頁。
7. 8. 何賴傑,正當法律程序原則--刑事訴訟法上一個新的法律原則,憲政時代,民國八十九年四月,第二十五卷第四期,第33~53頁。
8. 9. 林山田,論檢察機關與檢察官,全國律師,民國八十七年六月,第二卷第六期,第97~105頁。
9. 10. 林山田,論正當法律程序原則,軍法專刊,民國八十八年四月,第四十五卷第四期,第1~7頁。
10. 12. 林東茂,臥底警探的法律問題,刑事法雜誌,民國八十五年八月,第四十卷第四期,第1~44頁。
11. 13. 林裕順,誘捕偵查與誘捕抗辯之理論探討,警學叢刊,民國八十七年五月,第二十八卷第六期,第237~251頁。
12. 14. 林鈺雄,論刑事訴訟法的目的,政大法學評論,第六十一期,第403~420頁。
13. 16. 林賢宗,治安機關引誘犯罪下取得證據之許容性,律師通訊,民國八十三年三月,第一七四期,第28~36頁。
14. 17. 林燦璋,緝毒工作中臥底偵查及誘捕抗辯之探討,警學叢刊,民國八十三年九月,第二十五卷第一期,第37~52頁。
15. 18. 城兆毅,臥底偵查與法治國原則--論法治國採行臥底偵查程序之可行途徑,月旦法學,民國八十七年,第三十三期,第92~108頁。