[1] Bryant RE, “Graph-Based Algorithm for Boolean Function Manipulation”, IEEE Trans Comput, 1986;C-35(8):677-691.
[2] Gandhi OP, Agrawal VP, Shishodia KS, “Reliability Analysis and Evaluation of system”, Reliab Engng System Safety, 1991;32:283-305.
[3] Bazu, M., “The Reliability of Semiconductor Devices: An Overview”, IEEE Optimization of Electrical and Electronic Equipments, 1998; 785 -788.
[4] Marcel J. Lopez and Samuel C. Wood, “Systems of Multiple Cluster Tools: Configuration and Performance Under Perfect Reliability”, IEEE Transations on Semiconductor Manufacturing, 1998; 465-474.
[5]John L Mauer, Roland E A Schelasin, “Analysis Of Cluster Tool Performance In Semiconductor Manufacturing”, IEEE/CHMT Int1 Electronics Manufacturing Technology Symposlum, 1992.
[6] W. Long, Y. Sato, M. Horigome, “Quantification of Sequential Failure Logic for Fault Tree Analysis. Reliability Engineering and System Safety”, 2000; 269—274.
[7] Winfrid G. Schneeweiss, “Fault Trees for Clusters Tolerating Failure or Disconnectedness of A Single Node”, Journal of Systems Architecture, 1999; 887 - 895
[8] DOD, MIL-HDBK-217F, “Reliability Prediction of Electronic Equipment”, 1991.
[9] Elmer E. Lewis, “Introduction to Reliability Engineering”, 1989.
[10] 鄭隆傑, “300mm型多腔式製程設備之建模及自動化排程”, 國立交通大學機械工程研究所碩士論文,民90年。[11] Rauzy A., “New Algorithm for Fault Tree Analysis”, Reliab Engng System Safety, 1993;40;203-11.
[12] S. C. Wood, S. Tripathi, and F. Moghadam, “A Generic Model for Cluster Tool Throughput Time and Capacity”, IEEE/SEMI Semiconductor Manufacturing Conf., 1994; 194-199.
[13] Samuel C. Wood, “Cost and Cyale Time Performance of Fabs Based on Integrated Single-Wafer Processing”, IEEE Transactions on Semiconductor Manufacturing, 1997; 98-110.
[14] Peter D.Ashe.Cluster, “Tool Handler Reliability Modeling Using Top-Down and Bottom-Up Methodologies”, IEEE/SEMI Advanced Semiconductor Manufacturing Conference, 1994.
[15]王宗華,“可靠度工程技術手冊”, 2000.