|
[1] Xiaohong Jiang and Susumu Horiguchi “Statistical skew modeling for general clock distribution networks in presence of process variations,” IEEE Trans. VLSI system, vol. 9, No. 5, October 2001. [2] Harris, D.; Horowitz, M.; Liu, D. “Timing analysis with clock skew,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 18 Issue: 11 , Nov. 1999. Pages: 1608 —1618. [3] Friedman, E.G. “Clock distribution networks in synchronous digital integrated circuits,” Proceedings of the IEEE , Volume: 89 Issue: 5 , May 2001 Pages: 665 -692 [4] Baronti, F.; Fanucci, L.; Lunardini, D.; Roncella, R.; Saletti, R., “On the differential nonlinearity of time-to-digital converters based on delay-locked-loop delay lines,” Nuclear Science, IEEE Transactions on , Volume: 48 Issue: 6 Part: 3 , Dec. 2001. Pages: 2424 -2431 [5] Guang-Kaai Dehng; Jyh-Woei Lin; Shen-Iuan Liu , “A fast-lock mixed-mode DLL using a 2-b SAR algorithm,” Solid-State Circuits, IEEE Journal of , Volume: 36 Issue: 10 , Oct. 2001. Pages: 1464 -1471 [6] Balasubramanian, K.; Rajaravivarma, V. “Delay length locked loop in target range tracking,” Southeastern Symposium on System Theory, 2001. Proceedings of the 33rd , 2001. Pages: 167 -170 [7] Akita, H.; Eto, S.; Isobe, K.; Tsuchida, K.; Toda, H.; Seki, T. “A novel analog mirror type DLL suitable for low voltage operation with self-calibration method,” ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on , 2000 . Pages: 343 -344 [8] Neil H. E. WESTE, KAMRAN ESHRAGHIAN, “Principles of CMOS VLSI Design,” Second Edition, Addison-wesley publishing company. Pages: 175-206 [9] Gopalakrishnan, P.; Odabasioglu, A.; Pileggi, L.; Raje, S. “An analysis of the wire-load model uncertainty problem,” Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Volume: 21 Issue: 1 , Jan. 2002 .Pages: 23 -31 [10] Aiqun Cao; Sirisantana, N.; Cheng-Kok Koh; Roy, K. “Synthesis of selectively clocked skewed logic circuits,” Quality Electronic Design, 2002. Proceedings. International Symposium on , 2002 . Pages: 229 —234 [11] Malavasi, E.; Zanella, S.; Min Cao; Uschersohn, J.; Misheloff, M.; Guardiani, C. ,”Impact analysis of process variability on clock skew ,“ Quality Electronic Design, 2002. Proceedings. International Symposium on , 2002 . Pages: 129 —132 [12] Harris, D.; Naffziger, S. ,”Statistical clock skew modeling with data delay variations,” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 9 Issue: 6 , Dec. 2001 . pages: 888 -898 [13] Mehrotra, V.; Boning, D. “Technology scaling impact of variation on clock skew and interconnect delay,” Interconnect Technology Conference, 2001. Proceedings of the IEEE 2001 International , 2001 . Pages: 122 -124
|