參考文獻
1.蘇必俠,”國內凸塊封裝技術報導”, 電子月刊第五卷第十一期.
2.郭嘉龍,”半導體封裝工程”, 全華科技圖書, 台北, pp.1-3, 1999.
3.郭嘉龍,”圖解SMT接合材料入門”, 全華科技圖書, 台北, 2000.
4.葉繞謙,”覆晶晶粒尺寸構裝之熱應力分析”, 國立中山大學機械工程研究所碩士論文, 2001.
5.劉業繡、林光隆,”銲錫可靠度分析”, 電子月刊第五卷第十一期.6.W. T. Chen and C. W. Nelson,“Thermal Stress In Bonded Joints”, IBM Journal of Research and Development, Vol.23, No.2, pp.179-188, 1979.
7.A. Kuo,“Thermal Stress at the Edge of a Bimetallic Thermostat”, Journal of Applied Mechanics, Vol.56, pp.585-589, 1989.
8.Darbha Suryanaryana, Richard Hsiao, Thomas P. Gall and Jack M. McCreary, “Enhancement of Flip-Chip Fatigue Life by Encapsulation”, IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 14, No.1, pp.218-223,1991.
9.J. H. Lau and D. W. Rice,“Thermal Fatigue Life Prediction of Flip Chip Solder Joints by Fracture Mechanics Method”, Advances in Electronic Packaging ASME, pp.385-392, 1992.
10.J. H. Lau,“Flip Chip Technologies”, McGraw-Hill Companies, Inc. New York, 1997.
11.M. Ikemizu, Y. Fukuzawa and J. Nakano,“CSP Solder Ball Reliablity”, Thshiba Corporation, IEEE, pp.447-451, 1997.
12.J. H. Lau and Yi-Hsin Pao,“Solder Joint Reliability of BGA, CSP, Flip Chip, and Fine Pitch SMT Assemblies”, McGraw-Hill Companies, Inc. New York, 1997.
13.John H.L. Pang and Tze-Ing Tan, ”Thermal-Mechanical Analysis of Solder Joint Fatigue and Creep in a Flip Chip On Board Package Subjected to Temperature“, IEEE Electronic Components and Technology Conference, pp.878-883, 1998.
14.S. Rzepka, M. A. Korhonen, E. Meusel and C. -Y. Li,“The Effect Underfill and Underfill Delamination on the Thermal Stress in Flip-chip Solder Joints”, Transactions on ASME Journal of Electronic Packaging, Vol.120, pp.342-348, 1998.
15.Zhengfang Qian, Minfu Lu, Wei Ren and Sheng Liu,“Fatigue Life Prediction of Flip-Chip in Terms of Nonlinear Behaviors of solder and Underfill”, IEEE Electronic Components and Technology conference, pp.141-148, 1999.
16.E.T. Ong, A.A.O. Tay,“Effect of Delamination on the Thermal Fatigue of Solder Joints in Flip Chips”, IEEE 2000 Inter Society Conference on Thermal Phenomer, pp200-207, 2000.
17.Kuo-Ning Chiang and Chang-Ming Liu,“Solder Shape Design and Thermal Stress/Strain Analysis of Flip Chip Packaging Using Hybrid Method”, 2000 Int’l Symposium on Electronic Materials & Packaging, pp.44-50, 2000.
18.ANSYS Menu,“Newton-Raphson Procedure”, ANSYS Theory Reference, Reversion 5.5, pp.15-28-40, 1998.
19.朱紹鎔譯,”材料力學”, 東華書局, 71年4月.
20.J. H. Lau and Shi-Wei R. Lee,“Chip Scale Package, CSP: design, materials, processes, reliability and applications”, McGraw-Hill Companies, Inc. New York, 1999.
21.L. F. Coffin, Jr., ”A Study of Effects of Cyclic Thermal Stress on a Ductile Metal”, Trans. ASME, Vo176. pp.931-950,1954.
22.O. H. Basquin, ”The Exponential Law of Endurance Tests”, Am. Soc. Test. Master. Proc., Vol.10, pp.625-630,1910.
23.W. Engelmaier, ”Fatigue Life of Leadless Chip Carrier Solder Joints During Power Cycling”, IEEE Transactions on Components, Hybrids and Manufacturing Technology, Vol.CHMT-6, No.3, pp.52-57,1983.
24.Solomon, H. D.,”Fatigue of Solder“ , IEEE Transactions on Components, Hybrids and Manufacturing Technology, Vol.9, No.4, pp.423-432,1986.
25.John H. L. Pang, ”CBGA Solder Joint Reliability Evaluation Based on Elastic-plastic-Creep Analysis”, Trans. ASME,Vol.122, pp.255-261, 2000.
26.范欽珊主編,”工程力學Ⅱ”, 五南圖書, 台北, pp.403-421, 1999.
27.H. U. Akay, N. H. Paydar, A.Bilgic, ”Fatigue Life Predictionfor Thermally Loaded Solder Joints Using a Volume-Weighted Averaging Technique”, Trans. ASME,Vol.119, pp.228-235, 1997.
28.Z.N.Chen and G.Z.Wang, ”Influences of Packaging Materials on the Solder Joint Reliability of Chip Scale Package Assemblies”, International Symposium on Advanced Packaging Materials, 1999.