[1] H. Chang, Surviving the SOC Revolution: a guide to platform-based design, Kluwer Academic Publishers, (1999).
[2] J. Khare, H. T. Heineken, and M. d’Abreu, “Cost Trade-Offs in System on Chip Designs.” VLSI Design, 2000. The 13th International Conference, (2000).
[3] 郭長佑, “SoC整合型系統單晶片近況綜覽: 晶片即電腦、電腦即晶片,” 零組件雜誌, 三月號, (2001).
[4] 謝仁貴,“鋰離子電池均勻充電之策略研究,” 國立清華大學碩士論文, (2001).[5] M. Keating, P. Bricaud, Reuse Methodology Manual for System-on-chip Designs, Kluwer Academic Publishers, (1999).
[6] 林申彬, “IP重複使用─SoC的另一面,” 新電子科技雜誌, 163期, (1999).[7] S. J. E. Wilton and R. Saleh “, Programmable Logic IP Cores in SoC Design: Opportunities and Challenges,” IEEE 2001 Custom Integrated Circuits Conference, (2001).
[8] P. Rashinkar, P. Paterson, and L. Singh, System-on-a-Chip Verification: Methodology and Techniques, Kluwer Academic Publishers, (2001).
[9] 鄭東尼, “邁入System-on-a-Chip的新時代,” 新電子科技雜誌, 150期, (1998).
[10] J. Nash and P. Smith “, An Analysis of the Design Processes Required for the Technology Conversion of SoC Intellectual Property,” IEEE Custom Integrated Circuits Conference, (2000).
[11] 陳威洲, “SoC環境的拓荒者─VSIA,” SoC推動聯盟, http://www.siliconip.org
[12] 掌握未來設計的形式HDL方法,電子工程專輯,(1999).
[13] 蔡宏儒, “硬體描述語言VHDL & Verilog設計導論,” 新電子科技雜誌, 175期, (2000).[14] 陳淳杰, “從實例中學習OrCAD PSpice,” 儒林出版社, (1999).