跳到主要內容

臺灣博碩士論文加值系統

(3.239.4.127) 您好!臺灣時間:2022/08/16 02:42
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

: 
twitterline
研究生:李明鴻
研究生(外文):Lee MingHung
論文名稱:低功率設計之延伸式自動狀態機分解
論文名稱(外文):Decomposition of Extended Finite State Machine for Low Power Design
指導教授:黃婷婷黃婷婷引用關係
指導教授(外文):Hwang TingTing
學位類別:碩士
校院名稱:國立清華大學
系所名稱:資訊工程學系
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2002
畢業學年度:90
語文別:英文
論文頁數:32
中文關鍵詞:低功率延伸式自動狀態機
外文關鍵詞:Low PowerExtended Finite State Machine
相關次數:
  • 被引用被引用:1
  • 點閱點閱:113
  • 評分評分:
  • 下載下載:10
  • 收藏至我的研究室書目清單書目收藏:0
在低功率的晶片設計中,我們通常都是透過關掉某部分的電路來節省電力的消耗,不同於以往的論文,我們關掉的部份不僅僅只是控制器的部份,也包含的資料處理器的部份,而在延伸式自動狀態機中,狀態機的機率提供了我們運算的執行頻率,且每一個狀態中的運算也提供了我們運算所需要的資源需求,經由資源需求,我們可以來決定共享資源的多少,經由我們的實驗,我們發現約有10%的面積減少和24%的電力減少。
實驗之初,先讀入一個延伸式自動狀態機的模型,將這個模型透過我們的分析及分解,得到一個個小的模型,再分別對每個模型做控制器的合成和資料處理器的合成,最後再交由設計編譯器來得到我們的實驗數據。
不同於以往的論文,只針對控制器或處理器的部份做關掉的動作,我們提出了一個有效的演算法可以根據機率和資源需求來做有效的分解並關掉不用的部份來節省能源,而關掉的部份同時包含的控制器的部份和資料處理器的部份,透過關掉部份的電路,我們可以達到低功率的目的。
在實驗中,我們以我們結果和資源全部共享及全部不共享來做比較,並根據狀態機率和面積來做分析,由實驗結果我們發現我們的想法是正確的,透過我們的方法確定可以達到低功率的目的。
Previous work has shown that power reduction can be achieved through turning off portions of circuit when they are idle. Unlike previous work which focused only on either controller or datapath, we propose a decomposition technique taking both controller and datapath into consideration. The state probability of a FSM provides the execution frequency of operation in that state. Operations performed in states provide the resource requirement which can be used to determine the resource sharing among states. Experimental results show that on the average, 10% area reduction and 24% power reduction can be achieved as compared to designs without decomposition.
1 Introduction 1
2 Related Work 6
2.1 Gate and Circuit Level . . . . . . . . . .6
2.2 RTL Level . . . . . . . . . . . . . . . . 7
2.3 System Level . . . . . . . . . . . . . . 8
3 Decomposed Controller-Datapath Architecture 9
3.1 Extended Finite State Machine Model . .. 9
3.2 An Architecture for Decomposed EFSM . . . 11
3.3 The Design Procedure . . . . . . . . . . 16
3.4 Decomposition of EFSM . . . . . . . . . . 18
3.5 Functional Unit and Storage Binding . . . 23
3.6 State Assignment for Submachines . . . . 24
4 Experimental Results 27
5 Conclusions 32
[1] M. Sami, D. Sciuto, C. Silvano, V. Zaccaria and R. Zafalon. "Exploit-
ing Data Forwarding to Reduce the Power Budget of VLIW Embedded
Processors", DATE 2001, , 2001.
[2] F.J. Kurdahi and A.C. Parker, "REAL: A Program for Register Alloca-
tion", DAC ''87, pp. 210-215, 1987.
[3] H.R. Lin and T.T. Hwang. "Power Reduction by Gate Sizing with Path-
oriented Slack Calculation", Proc. of ASP-DAC ''95, pp. 7-12, 1995.
[4] Inki Hong and Miodrag Potkonjak, "Power Optimization in Disk-Based
Real-Time Application Specic Systems", ICCAD ''96, pp. 634-637,
1996.
[5] V. Tiwari, S. Malik and A. Wolfe, "Compilation Techniques for Low
Energy: an overview", IEEE Symposition on Low Power Electronics,
pp. 38-39, 1994.
[6] Chandrakasan, Sheng and Brodersen, "Low-power technique for
portable real-time DSP applications", Proc. of VLSI Design, 1992.
[7] K. Keutzer "The impact of CAD on the Design of Low Power Digital
Circuits", IEEE Symposium on Low Power Electronics, pp. 42-45, 1994.
[8] Berkelaar, M.R.C.M. and Jess, J.A.G "Gate sizing in MOS digital cir-
cuits with linear programming" EDAC. Proceedings of the European, ,
pp. 217-221, 1990.
[9] V. Tiwari, P. Ashar and S. Malik, "Technology Mapping for Low power",
DAC, , pp. 74-79, June 1993.
[10] B. Lin, "Technology Mapping for Low power Dissipation", VLSI in
Computers and Processors, , Oct. 1993.
[11] A. Chandrakasan, S. Sheng, and R. Broderssen. "Low power CMOS
digital design", IEEE Trans on SSC, , pp. 473-483, Apr 1992.
[12] J. Monteiro, S. Devadas, P. Ashar, and A. Mauskar, "Scheduling Tech-
niques to Enable Power Management", proc. of the 33nd DAC, pp. 349-
352, 1996.
[13] Jui-Ming Chang and Massoud Pedram, "Module Assignment for Low
Power", EDAC 96, 1996.
[14] Anand Raghunathan and Niraj K. Jha, "An Iterative-Improvement-
Based Low-Power Data Path Synthesis System", IEEE TCAD. , Novem-
ber 1997.
[15] Anand Raghunathan, Niraj K. Jha, Sujit Dey, "Power Management in
High-Level Synthesis", IEEE TVLSI. , March, 1999.
[16] J-M. Chang and M. Pedram, "Register Allocation and Binding for Low
Power", Proc. of the 32nd DAC, pp. 29-35, 1995
[17] G. Lakshminarayana, A. Raghunathan, N. K. Jha and S. Dey, "A Power
Management Methodology for High-Level Stnthesis", Proc. Int. Conf.
VLSI Design , pp. 24-29, 1998.
[18] Chien-Jyh Liu and Shi-Yu Huang, "Low-Power Synthesis For Extended
Finite State Machines", Proc. of the 12th VLSI/CAD Symposium, 2001.
[19] E. Musoll and J. Cortadella, "Scheduling and Resource Binding for Low
Power", Proc. of the 8th Int. on System Synthesis , pp. 104-109, 1995.
[20] W. Yang, In-C. Park and C-M Kyung, "Low-Power High-Level Synthesis
Using Latches" ASP-DAC , 2001.
[21] Enoch Hwang, Frank Vahid, Yu-Chin Hsu, "FSMD Functional Parti-
tioning for Low Power" DATE99 , 1999.
[22] L. Benini, P. Vuillod, G. De Micheli and C. Coelho, "Synthesis of Low-
Power Selectively-Clocked Systems from High-Level Specication", In-
ternational Symposium on System Synthesis, pp. 57-63, Nov. 1996.
[23] J. Monteiro and A. Oliveira, "Finite State Machine Decomposition For
Low Power", Proc. of the DAC , pp. 758-763, 1998
[24] M. Alidina, J. Monteiro, S. Devadas, A. Ghosh and M. Pa-
paefthymiou, "Precomputataion-Based Sequential Logic Optimization
for Low Power", IEEE TVLSI , pp 426-436, Dec. 1994.
[25] Vivek Tiwari, Sharad Malik and Pranav Ashar, "Guarded Evaluation:
Pushing Power Management to Logic Synthesis/Design", International
Symposium on Low Power Design, 1995.
[26] F-Y. Chiang and T-T. Hwang, "Resource Allocation for Low Power
VLSI Circuits" thesis paper , 1999.
[27] C. J. Alpert and A. B. Kahng, "Multi-Way Partitioning Via Spacelling
Curves and Dynamic Programing", IEEE DAC94, pp. 652-657, 1994.
[28] S-H. Chow, Y-C. Ho, T-T. Hwang and C. L. Liu, "Low Power Re-
alization of Finite State Machines-A Decomposition Approach", ACM
Transactions on Design Automation of Electronic Systems, vol. 1, no. 3,
pp. 315-340, 1996.
[29] D.D. Gajski. "Principles of digital design", 1997.
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
1. 2.王玉麟,管教問題之面面觀,<教改通訊>,第十七、十八期,民國八十五年三月。
2. 5.甘添貴,違法性認識與正當理由,<月旦法學>,第1期,1995年5月。
3. 7.史英,體罰辨義(上)(下),<人本教育札記>,第二十八、二十九期,民國八十年十月、十一月。
4. 10.吳清山,從教師法談教師管教權限,<輔導通訊>第四十五期,民國八十五年三月。
5. 13.李希揚,校園民主與學生管教,<訓育研究>,第三十八卷第四期,民國八十八年十二月。
6. 14.李健一,處罰是否等於體罰-教師懲戒權之我觀,<教育實習輔導>,第二卷二期,民國八十五年。
7. 16.林月盛,從教育法學觀點論教師管教與學生懲戒的有關問題,<研習資訊>第十六卷第四期,民國八十八年八月。
8. 20.林孟皇,論教師的教育權與管教行為的合理界限,<師說>,第八十四期,民國八十四年八月。
9. 22.林朝夫,由教師法探討教師懲戒權之法理研究,<竹市文教>,第十四期,民國八十五年六月。
10. 24.周志宏,析論美國法上之學生懲戒制度,<法政學報>,第六期,民國八十五年七月。
11. 26.洪性榮,教師管教權VS.學生人權,<輔導通訊>,第五十三期,民國八十七年三月。
12. 28.秦夢群,教師懲戒權之爭議與探討,<政治評論>,第597期,民國八十一年九月。
13. 30.張德銳,體罰爭論何時休一淺談合理體罰的可行性,<國教世紀>,第二十一卷第一期,民國八十年八月。
14. 31.莊訓當,管教與懲罰,<諮商與輔導>,第124期,民國八十五年四月。
15. 35.陳志全,教師懲戒權之探討,<法律評論>,第六十一卷第十一、十二期合刊,民國八十四年十二月。