臺灣博碩士論文加值系統

到目前為止，在靜電放電(ESD)防護元件中，矽控整流器(SCR)是最有效率的元件。其優點為: (1).在單位佈局面積中， 矽控整流器具有最大之靜電放電防護失效臨界電壓(ESD Failure Threshold)，大約是互補式金氧半場效電晶體(CMOSFET)的10倍[1]。 (2).當元件導通時， 矽控整流器擁有最低的等效電阻，1 ~ 5歐姆。對於相同的ESD電流，較不易產生熱功率，擁有較佳之熱處理能力。(3).與CMOS製程完全相容，無須添加特殊製程。但是其缺點主要有兩點: (1).矽控整流器元件的維持電壓( )較低，約在1 ~ 5伏特。當電路之操作電壓(Vdd)大於維持電壓( )時，電路上容易有閉鎖(Latchup)的問題。 (2).矽控整流器的觸發電壓( )過高，約在30 ~ 50伏特之間。在靜電放電防護元件尚未被啟動時，ESD電壓容易對內部電路或元件造成損害。
本論文之研究在於開發出可調式維持電壓(Tunable Holding Voltage)靜電放電防護元件，擺脫藉由電路設計避開低維持電壓且須佔用較大佈局空間的困擾，也因而獲得較低之寄生電容。我們將傳統之矽控整流器稍作變形，元件結構不變，只是將原本以金屬連線相接在一起構成陽極之 和 予以斷開，形成陽極接點( )和浮接- (floating- )。使得此結構變成一個P-I-N二極體串接一個PNPN路徑。其在高電流狀況下之導通路徑變成P-I-N Diode 串接一個寄生的SCR 。藉著改變陽極端 至floating- 之距離。 我們可以調整其維持電壓(Holding Voltage, )由10.4伏特 ~ 15.6伏特，並且其人體放電模式(Human bode mode,HBM)下之ESD失效臨界電壓可高達7千伏特。對此元件，我們並提出其在高電流狀態下之電壓-電流運作原理，且以一等效電路模型解釋之。在靜電放電防護課題上，提供一種新穎的靜電放電防護元件。

A novel SCR-like (Silicon-Controlled Rectifier) device, called tunable holding voltage SCR device, for latchup-free and on-chip protection against electrostatic discharge (ESD) stress at output pad of LCD driver is presented. This device’s structure consists of a parasitic SCR and a P-I-N diode. The holding voltage ( ) of this device is tunable and determined by the layout dimension between anode and floating- . The holding voltage ( ) ranges from 10.4 V to 15.6 V as the spacing increases from 0 mm to 4 mm. The capability of a protection circuit using this novel device is demonstrated the human-body mode (HBM) ESD failure threshold of an output buffer is larger than 7000 V.

目錄
頁次
第一章 緒論 6
1.1 靜電放電防護之發展現況 6
1.2 靜電放電防護元件之特性與優缺點 7
1.2.1 電阻器(Resistor) 7
1.2.2 P-N二極體 (P-N Diode) 8
1.2.3 雙載子電晶體(Bipolar Junction Transistor) 10
1.2.4 金氧半場效電晶體(MOSFET) 12
1.2.5 矽控整流器(Silicon Control Rectifier) 13
1.3 本論文之研究方向 16
第二章 靜電放電破壞(ESD)之模型與失效判定測試方法 18
2.1 靜電放電破壞(ESD)之模型 18
2.1.1人體放電模式 (Human Body Model, HBM) 18
2.1.2機器放電模式(Machine Model,MM) 18
2.1.3 元件充電模式(Charged Device Model, CDM) 19
2.1.4電場感應模式 (Field Induced Model, FIM) 19
2.2 靜電放電破壞(ESD)之測試方法與失效判定 19
2.2.1靜電放電破壞(ESD)之測試方法 19
2.2.2靜電放電破壞(ESD)之失效判定準則 22
第三章 可調式維持電壓靜電放電防護元件之製作流程
與佈局設計 23
3.1 製作流程 23
3.2 佈局設計 25
第四章 可調式維持電壓靜電放電防護元件之電性量測 26
4.1量測儀器簡介 26
4.1.1 量測儀器- 傳輸線觸波曲線偵測器 26
4.1.2 量測前校準與量測方法 28
4.2 電性量測結果與分析 28
4.2.1 佈局參數對元件電流-電壓曲線的影響 28
4.2.2 量測結果分析 30
第五章 可調式維持電壓靜電放電防護元件之電壓-電流
特性探討 33
5.1電壓-電流特性探討 33
5.2 等效電路模型之建立 36
第六章 結論 38

References
[1] M. D. Ker , ”Electrostatic discharge protection circuits in CMOS ICs using the lateral SCR devices: an overview,” Electronics, Circuits and Systems, 1998 IEEE International Conference on , Vol. 1 , 1998, Page(s): 325 -328 vol.1.
[2] S. H. Voldman and V. P. Gross, “Scaling, Optimization And Design Considerations Of Electrostatic Discharge Protection Circuits In CMOS Technology,” EOS/ESD, Symp., Proc., pp. 251-260, 1993.
[3] C. Duvvury and A. Amerasekera, “ESD: a pervasive reliability concern for IC technologies,” Proceedings of the IEEE , Volume: 81 Issue: 5 , May 1993
pp. 690 —702.
[4] P. K Chatterjee, W. R. Hunter, A. Amerasekera, S. Aur, C. Duvvury, P. E. Nicollian, L. M Ting, P. Yang , ”Trends for deep submicron VLSI and their implications for reliability,” in Reliability Phy., Sympo., 33rd Annual Proc., IEEE International, pp. 1-11, 1995 .
[5] A. Amerasekera and C. Duvvury, “ ESD in Silicon Integrated Circuits“, John Wiley & Sons,Chap-3 PP 49 ~ 52, 1994.
[6] A. Amerasekera and C. Duvvury, “The Impact of technology scaling on ESD roubustness and protection circuit design,” in 1994 EOS/ESD Symp. Proc., Vol. EOS-16, pp. 237-245.
[7] S. Daniel and G. Krieger, “ Process and design optimization for advanced CMOS I/O ESD protection devices “, EOS/ESD Symp. Proc., EOS-12, pp.206-213, 1990.
[8] G. Notermans, A. Heringa, V. Dort, S. Jansen and F. Kuper “The effect of silicide on ESD performance,“ IRPS 1999, pp. 154 —158.
[9] D. K. Davies, “The ESD threat,“ in Electrical Overstress/Electrostatic Discharge Symposium, 1996. Proceedings , 1996 Page(s): 322 —326.
[10] A. Chatterjee, T. Polgreen , “ A Low-Voltage Triggering SCR For On-Chip ESD Protection at Output And Input Pads”,1990 Symposium on VLSI Technology,6B-5.1990.
[11] S. K. Ghandhi, “Semiconductor Power Device”, New York: Wiley, 1977.
[12] A. Amerasekera,; M,-C. Chang,.; J. Seitchik, A. Chatterjee,K. Mayaram, J.-H. Chern, “ Self-heating effects in basic semiconductor structures ”, IEEE Trans. Elec. Dev., ED-40, p.1836-1844,1993.
[13] I. Son, T.-W. Tang and D.H. Navon, “Modeling of bistable device I-V characteristic resulting from conductivity modulation in semiconductors,” in Electron Devices, IEEE Transactions on , Vol. 35 Issue: 4 Part: 2, pp. 450 —458, April 1988.
[14] G. Krieger and P. Niles, “Diffused resistors characteristics at high current density levels-analysis and applications,” in IEEE Trans. Elec. Dev., Vol.36, p. 416-423,1989.
[15] P. L. Hower, V. G. K. Reddi, “Avalanche Injection and Second Breakdown in Transistor”, IEEE Trans. Elec. Dev., ED-17, p. 320-335,1970.
[16] B. S. Khurana, T. Sugano, H. Yanai, “Thermal Breakdown in Silicon p-n Junction Devices”, IEEE Trans. Elec. Dev., ED-13, p. 763-770,1966.
[17] N. R. Howard and G. W. Johnson, “P+-I-N+ Silicon Diodes at High Forward Current Densities”, Solid State Electronics, Vol. 8. 1965, pp. 275-284.
[18] D. L. Pulfrey and N. G. Tarr, “Introduction to Microelectronic Devices”, Prentice-Hall International. Inc., 1989.
[19] A. Chatterjee, J. A. Seitchik, J.-H. Chern, P. Yang, C.-C. Wei, “Direct evidence supporting the premises of a two-dimensional diode model for the parasitic thyristor in CMOS circuits built on thin epi,” IEEE Electron Device Letters , Vol. 9 Issue: 10, pp.509 —511, Oct. 1988.
[20] G. Krieger, “The Dynamics of Electrostatic Discharge Prior to Bipolar Action Related Snapback”, in Proc. 11th EOS/ESD Symposium, pp.136-144, 1989.
[21] S. M. Sze, “ Physics of Semiconductor Devices “, 2nd edn, John Wiley & Sons, 1981,
[22] M. Reisch, “ On bistable behavior and open-base breakdown of bipolar transistors in the avalanche regime-modeling and applications “ Electron Devices, IEEE Transactions on , Volume: 39 Issue: p 1398 -1409, 1992 .
[23] R. W. Dutton, “Bipolar Transistor Modeling of Avalanche Generation for Computer Circuit Simulation”, IEEE Trans. Elec. Dev., ED-22, pp.334-338, 1975.
[24] C. Fiegna, L. Selmi, E. Sangiorgi, B. Ricco, “Three-dimensional effects in dynamically triggered CMOS latchup ,“ in Electron Devices, IEEE Transactions on , Vol. 36 Issue. 9 Part: 2 , pp.1683 —1690, Sept. 1989.
[25] J. Y. Chen, “ CMOS Devices And Technology For VLSI “, Prentice-Hall International,Inc., Chap-8 PP 285~320,1990.
[26] D. L. Lin, “ESD Sensitivity And VLSI Technology Trends: Thermal Breakdown And Dielectric Breakdown,” EOS/ESD Symp., Proc., 1993, pp. 73 —81
[27] C. Diaz, Kang, S. M, C. Duvvury, “Electrical overstress and electrostatic discharge ,” in Reliability, IEEE Trans., Vol. 44 Issue: 1, pp.2 —5, 1995.
[28] S. Dabral, T. Maloney, “Basic ESD and I/O Design”, Intel Corp. Wiley, 1998.
[29] 柯明道,吳添祥, “ 次微米戶互補式金氧半積體電路之靜電放電防護_進階篇 ”, 電 腦與通訊期刊(CCL Technical Journal),第84期,第84~96頁, 1996年九月.
[30] 柯明道,吳添祥, “ 次微米戶互補式金氧半積體電路之靜電放電防護_概念教導”, 電 腦與通訊期刊(CCL Technical Journal),第42期,第10~42頁, 1995年九月.
[31] “Electrostatic Discharge(ESD) Sensitivity Testing Human Bodt Model(HBM)-JESD22-A114-B”, in JEDEC Standard, Jun, 2002.
[32] “Electrostatic Discharge(ESD) Sensitivity Machine Model(HBM)-EIAJESD22-A115-A”, in JEDEC Standard, Oct., 1997.
[33] “Field-Induced Charged-Device Model Test Methode for Electrostatic Discharge — Withstand Thresholds of Microelectronic Components — JESD22-C101-A”, in JEDEC Standard, Jun., 2000.
[34] C. Duvvury, A. Amerasekera, “Advanced CMOS protection device trigger mechanisms during CDM, “ in EOS/ESD Symp., Proc., pp. 162-174 , 1995.
[35] MIL-STD-883C method 3015.7, "Military Standard Test Methods and Proc. For Microelectronics", Dept. of Defense, Washington, D. C., U.S.A., 1989.
[36] J.-C. Lee, R. Young, J. J. Liou, G.D. Croft, and J. C. Bernier, “An Improved Expwrimental Setup for Electrostatic Discharge (ESD) Measurements Based on Transmission Line Pulsing Technique,” IEEE Trans. Device and Material Reliability, Vol. 50, No. 6, Dec. 2001.
[37] H. Hyatt, J. Harris, A. Alonzo, P. Bellew, “TLP Measurement for Verification of ESD Protection Device Response,” IEEE Trans. Device and Material Reliability, Vol. 24, No. 2, Apr. 2001.
[38] P. A. Juliano, E. Rosenbaum, “Accurate Wafer-Level [39] J. Barth, J. Richner, and K. Verhaege, “TLP calibration, correlation, standards, and new techniques,” in Proc. EOS/ESD Sympo., 2000.
[40] H. Wolf, H. Gieser, and W. Wilkering, “Analyzing the switching behavior of ESD-protection transistors by very fast transmission line pulsing,” in EOS/ESD Symp. Proc., 1999, pp.28-37.
[41] C. Y. Chu and E. R. Worley, “Ultra low impedance transmission line tester,” in EOS/ESD Symp. Proc., 1998, pp.311-319.