臺灣博碩士論文加值系統

系統晶片（SOC）設計方法正逐漸成為積體電路設計工業的主流。為了減少設計時間，整合由多個來源的可重複使用核心（core）在系統晶片設計中是必要的。然而為了用合理的代價來設計與製造系統晶片，需要先克服很多挑戰，包含設計（design）、測試（test）及良率（yield）等問題。特別的是，在系統晶片中記憶體核心一般是最常被使用到的核心。也就是記憶體的面積一般佔據了一大部分的晶片面積並主宰此顆晶片的良率。因此診斷的技術在快速開發內嵌式記憶體（embedded memories）期間扮演非常重要的角色，它可用來捕捉設計與製造的錯誤及改善整體的良率與品質。由於昂貴與複雜的內嵌式記憶體錯誤分析過程及差的可存取性（accessibility），專研有效的診斷演算法就變的非常重要。在此論文中，我們介紹有效的系統晶片測試、記憶體測試及記憶體診斷技術。
在論文的第一部份，我們介紹一用於系統晶片的階層式測試方法。此方法可以支援IEEE P1500及1149.1封套的核心。一階層式測試管理器用來控制這些核心的測試過程被提出。一用來連接階層式管理器與記憶體內建自我測試（built-in self-test）電路的記憶體內建自我測試介面也被提出。因此內建自我測試電路可以經由串列式介面及平行式測試存取機制來控制。所提出的階層式測試控制方法有低面積及腳數負擔與高彈性的特色。一使用此方式的工業案例已經被實驗。實驗的結果顯示測試封套(test wrapper)與階層式控制電路的面積負擔約佔晶片面積的5.1%與0.63%。
在論文的第二部份，我們提出March為基礎的診斷演算法，這些演算法不僅可以偵測到錯誤單元的位置也可以分出錯誤的類別。用於bit-oriented及word-oriented記憶體之診斷演算法的複雜度分別為O(17N)及O((17+10B)N)，這裡的N及B代表位址的數目及字元的長度。使用所提出之演算法，永駐錯誤（stuck-at faults）及耦合錯誤（coupling faults）之不同種類錯誤可以被區分出來。更進一步，耦合錯誤之加害者（aggressor）可以被找出。我們的word-oriented診斷演算法可以區分所有的字內（intra-word）及字間（inter-word）的耦合錯誤。所提出的診斷演算法有高診斷解析度及低複雜度的優點。
在論文的第三部份，兩個用於內容定址記憶體（Content Addressable Memories）的March-Like測試演算法首先被提出。除了典型的隨機存取記憶體(RAM)錯誤外，它們也可以偵測到內容定址記憶體特有的比較錯誤(comparison faults)。對於一NxW內容定址記憶體，第一個演算法需要9N讀/寫及2(N+W)比較來偵測所有的比較及隨機存取記憶體錯誤（但是無法完全偵測到字內耦合錯誤（intra-word coupling faults））。第二個演算法需要3Nlog2W寫及2Wlog2W比較來偵測還沒偵測到的字內耦合錯誤。與先前演算法比較，所提出的演算法有較高的錯誤涵蓋率（fault coverage）及較低的時間複雜度。更進一步，這兩個演算法可以測比較結果僅可由Hit或priority encoder輸出來觀察的內容定址記憶體。錯誤定位（Fault-location）演算法也被發展來定位有比較錯誤的cell。最後，一可根據不同的錯誤涵蓋率支援不同演算法的可規劃性的內建自我測試電路被提出。此設計的硬體負擔很低，對於一8Kx64位元的內容定址記憶體所需約2540個閘極。
在論文的第四部份，我們介紹兩個可使用來加速診斷資料從有支援診斷內建自我測試電路到外部測試機台間傳輸的資料壓縮技術。所提出的症狀累積技術（syndrome-accumulation）可壓縮錯誤細胞元位址與March症狀到原來大小的28%在使用March-17N診斷演算法前提下。此壓縮器的主要元件是一症狀累積電路，此電路可以用一內容定址記憶體來實現。實驗結果顯示對於一有164個錯誤1M位元的靜態隨機存取記憶體而言，硬體負擔僅大約佔0.9%。另一方面，一針對字元導向記憶體的樹狀壓縮技術也被提出。利用簡化的赫夫曼（Huffman）編碼技巧及分割每一256位元的漢明症狀（Hamming syndrome）為固定大小的符號，假設16位元的符號則所得到的平均壓縮比約為10。用來實現樹狀壓縮器所需增加的硬體負擔非常的小。所提出的壓縮技術能有效的降低記憶體診斷時間及測試機台的記憶體需求。

System-on-chip (SOC) design methodology is becoming the mainstream in the IC industry. Integrating reusable cores from multiple resources is essential in SOC design to reduce design time. To design and manufacture SOCs with reasonable cost, however, many challenges including design, test, and yield must be overcome. In particular, memory cores are most widely used cores in SOC designs. Thus memories usually represent a significant area of the chip and dominate the yield of the chip. Diagnosis technique plays a key role during the rapid development of the embedded memories, for catching the design and manufacturing failures and improving the overall yield and
quality. Investigation on efficient diagnosis algorithms is very important due to the expensive and complex fault/failure analysis process and low accessibility of embedded memories. In this thesis we present efficient techniques for SOC testing, memory testing, and memory diagnosis.
In the first part of this thesis, we present a hierarchical test methodology for SOC. It supports the IEEE P1500 and 1149.1 (JTAG) wrapped cores. A hierarchical test manager (HTM) is proposed to control the test process of these cores. A memory built-in self-test (BIST) interface is also presented, which connects the HTM and the memory BIST circuit. The BIST circuit can be controlled by the serial interface or the parallel test access mechanism (TAM). The proposed hierarchical test control scheme has low area and pin overhead, and high flexibility. An industrial case has been experimented using this scheme. The results show that the area overhead of the test wrappers and hierarchical test control circuitry are about 5.1% and 0.63%, respectively.
In the second part of this thesis, we propose March-based RAM diagnosis algorithms which not only locate faulty cells but also identify their types. The diagnosis complexity is O(17N) and O((17 + 10B)N) for bit-oriented and word-oriented diagnosis algorithms, respectively, where Nrepresents the address number and B is the data width. Using the proposed algorithms, stuck-at
faults, state coupling faults, idempotent coupling faults and inversion coupling faults can be distinguished. Furthermore, the coupled and coupling cells can be located in the memory array. Our word-oriented diagnosis algorithm can distinguish all of the inter-word and intra-word coupling faults, and locate the coupling cells of the intra-word inversion and idempotent coupling faults. With additional 2B-1 operations, the algorithm can further locate the intra-word state coupling
faults. With improved diagnostic resolution and test time, the proposed algorithms facilitate the development and manufacturing of semiconductor memories.
In the third part of this thesis, two efficient March-like test algorithms for Content Addressable Memories (CAMs) are proposed first. In addition to typical RAM faults, they also cover CAM specific comparison faults. The first algorithm requires 9N Read/Write operations and 2(N +W) Compare operations to cover comparison and RAM faults (but does not fully cover the intraword coupling faults), for an NxW-bit CAM. The second algorithm uses 3N log2W Write and 2Wlog2W Compare operations to cover the remaining intra-word coupling faults. Compared with the previous algorithms, the proposed algorithms have higher fault coverage and lower time complexity. Moreover, it can test the CAM even when its comparison result is observed only by the
Hit output or the priority encoder output. Fault-location algorithms are also developed for locating the cells with comparison faults. Finally, a programmable BIST circuit is proposed, which can be used for different test algorithms with various fault coverage requirements. It supports production
test as well as engineering/diagnostic test. Its hardware overhead is low─about 2,540 gates for an 8k64-bit CAM.
In the fourth part of this thesis, we present two data compression techniques that can be used to speed up the transmission of diagnostic data from the embedded RAM BIST circuit that has diagnostic support to external tester. The proposed syndrome-accumulation approach compresses the faulty-cell address and March syndrome to about 28% of the original size on average under the March-17N diagnostic test algorithm. The key component of the compressor is a novel syndrome accumulation circuit, which can be realized by a CAM. Experimental results show that the area overhead is about 0.9% for a 1Mb SRAM with 164 faults. A tree-based compression technique for word-oriented memories is also presented. By using a simplified Huffman coding scheme and partitioning each 256-bit Hamming syndrome into fixed-size symbols, the average compression ratio is about 10, assuming 16-bit symbols. Also, the additional hardware to implement the treebased compressor is very small. The proposed compression techniques effectively reduce the memory diagnosis time as well as the tester storage requirement.

1 Introduction 1
1.1 Motivation . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 What Makes SOC Testing Different? . . . . . . . . . . . 2
1.3 SOC Test Challenges . . . . . . . . . . . . . . . . ..... 4
1.3.1 Core Test . . . . . . . . . . . . . . . . . . . . . . 4
1.3.2 Test Access and Isolation . . . . . . . . . . . . . . 5
1.3.3 Testing Interconnects and UDL . . . . . . . . . . . . . 6
1.3.4 Memory Yield Improvement . . . . . . . . . . . . . . . 7
1.3.5 Test Data Reduction . . . . . . . . . . . . . . . . . 9
1.3.6 Test Integration and Optimization . . . . . . . . . . 11
1.4 Research Goals . . . . . . . . . . . . . . . . . . . . . 15
1.5 Thesis Organization . . . .. . . . . . . . . . . . . . . 16
2 A Hierarchical Test Methodology for System-on-Chip 17
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . 17
2.2 IEEE P1500 Scalable Architecture . . . . . . . . . . . . 18
2.3 Test Wrapper Generation . . . . . . . . . . . . . . . . 20
2.3.1 Wrapper Cell Library . . . . . . . . . . . . . . . . . 20
2.3.2 Wrapper Instructions . . . . . . . . . . . . . . . . . 24
2.4 Hierarchical Test Scheme . . . . . . . . . . . . . . . . 25
2.4.1 Hierarchical Test . . . . . . . . . . . . . . . . . . 25
2.4.2 Hierarchical Test Manager . . . . . . . . . . . . . . 27
2.4.3 Wrapper Control Interface . . . . . . . . . . . . . . 30
2.4.4 Memory BIST Interface . . . . . . . . . . . . . . . . 31
2.4.5 Hardware and Test Reuse . . . . . . . . . . . . . . . 33
2.5 Experimental Results . . . . . .. . . . . . . . . . . . 35
2.6 Summary . . . . . . . . . . . . . . . . . . . . . . . . 39
3 March-Based RAM Diagnosis Algorithms for Stuck-At and Coupling Faults .............................................40
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . 40
3.2 Fault Models and Notation . .. . . . . . . . . . . . . 42
3.3 Diagnosis for Bit-Oriented RAMs . . . . . . . . . . . . 43
3.3.1 March Test . . . . . . . . . . . . . . . . . . . . . 43
3.3.2 March-17N Diagnosis Algorithm . . .. . . . . . . . . . 44
3.3.3 Locating the CF Aggressors . . . . . . . . . . . . . . 45
3.4 Diagnosis for Word-Oriented RAMs . . . . . . . . . . . . 48
3.4.1 Diagnosis with Two-phase Procedure . . . . . . . . . . 48
3.4.2 Locating the CFst(X) Aggressors . . . . . . . . . . . .51
3.5 Comparison and Discussion . . . . . . . . . . . . . . . 54
3.6 Summary . .. . . . . . . . . . . . . . . . . . . . . . . 58
4 Testing and Diagnosing Embedded Content Addressable Memories
...........................................................59
4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . 59
4.2 CAM Architecture . . . . . . . . . . . . . . . . . . . . 61
4.3 Functional Fault Models . . . . . . . . . . . . . . . . 62
4.4 Test Algorithms . . .. . . . . . . . . . . . . . . . . . 64
4.5 Diagnostic Algorithms . .. . . . . . . . . . . . . . . . 68
4.6 Programmable BIST . . . . . . . . . . . . . . . . . . . 69
4.7 Experimental Results . . . . . . . . . . . . . . . . . 74
4.8 Summary . . . . . . . . . . . . . . . . . . . . . . . . 76
5 Diagnostic Data Compression Techniques for EmbeddedMemories
with Built-In Self-Test ...................................78
5.1 Introduction . . . . . . . . . . . . . . . . . . . . . . 78
5.2 Memory BIST with Diagnostic Support . . . . . . . . . . 80
5.3 Compression by Syndrome Accumulation . . . . . . . . . . 81
5.3.1 Syndrome Accumulation Process . . . . . . . . .. . . . 81
5.3.2 Syndrome Accumulation Circuit . . . . . . . . . . . . 83
5.4 Tree-Based Compression Approach . . . . . . . . . . . .. 85
5.4.1 Huffman Coding Technique . . . . . . . .. . . . . . . 86
5.4.2 Tree-Based Coding Technique . . .. . . . . . . . . . . 87
5.4.3 Hamming Syndrome Compression . . . . . . . . . . . . . 88
5.4.4 Syndrome Compressor Design . . . . . . . . . . . . . 90
5.5 Experimental Results and Analysis . . .. . . . . . . . . 93
5.5.1 Results for Syndrome Accumulation . . . . . . . . . . 93
5.5.2 Results for Tree-Based Compression Scheme . . . . . . 95
5.6 Summary . . . . . . . . . .. . . . . . . . . . . . . . . 97
6 Conclusions and Future Work ...............................99
6.1 Conclusions . . . . . . . . . . . . . . . . . . . . . . 99
6.2 Future Work . . . . . . . . . . . . . . . . . . . . . . 101

[1] Y. Zorian, “Test requirements for embedded core-based systems and IEEE P1500”, in Proc. Int. Test Conf. (ITC), Oct. 1997, pp. 191—199.
[2] K.-J. Lin and C.-W. Wu, “Testing content-addressable memories using functional fault models and March-like algorithms”, IEEE Trans. Computer-Aided Design of Integrated
Circuits and Systems, vol. 19, no. 5, pp. 577—588, May 2000.
[3] R. K. Gupta and Y. Zorian, “Introducing core-based system design”, IEEE Design & Test of Computers, vol. 14, no. 4, pp. 15—25, Oct.-Dec. 1997.
[4] Y. Zorian, E. J. Marinissen, and S. Dey, “Testing embedded-core-based system chips”, IEEE Computer, vol. 32, no. 6, pp. 52—60, June 1999.
[5] E. J. Marinissen and Y. Zorian, “Challenges in testing core-based system ICs”, IEEE Communications Magazine, vol. 37, no. 6, pp. 104—109, June 1999.
[6] E.Marinissen, R. Kapur, and Y. Zorian, “On using IEEE P1500 SECT for test plug-n-play”,in Proc. Int. Test Conf. (ITC), 2000, pp. 770—777.
[7] J. Rajski, N. Tamarapalli, and J Tyszer, “Automated synthesis of phase shifters for built in self-test applications”, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 19, pp. 1175—1188, Oct. 2000.
[8] K. T. Cheng and C. J. Lin, “Timing-driven test point insertion for full-scan and partial-scan BIST”, in Proc. Int. Test Conf. (ITC), 1995, pp. 506—514.
[9] H. J. Wunderlich, “Multiple distributions for biased random test patterns”, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 9, no. 6, pp. 584—593, June 1990.
[10] S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, and B. Courtois, “Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift register”, IEEE Trans. Computers, vol. 44, no. 2, pp. 223—233, Feb. 1995.
[11] P. Camurati, P. Prinetto, M. S. Reorda, S. Barbagallo, A. Burri, and D. Medina, “Industrial BIST of embedded RAMs”, IEEE Design & Test of Computers, vol. 12, no. 3, pp. 86—95,
Fall 1995.
[12] C.-W.Wu, “Testing embedded memories: Is BIST the ultimate solution?”, in Proc. Seventh IEEE Asian Test Symp. (ATS), Singapore, Dec. 1998, pp. 516—517.
[13] C.-T. Huang, J.-R. Huang, C.-F. Wu, C.-W. Wu, and T.-Y. Chang, “A programmable BIST core for embedded DRAM”, IEEE Design & Test of Computers, vol. 16, no. 1, pp. 59—70,
Jan.-Mar. 1999.
[14] K. Zarrineh and S. J. Upadhyaya, “On programmable memory built-in self test architecutres”,in Proc. Design, Automation and Test in Europe (DATE), Paris, Mar. 1999, pp. 708—713.
[15] C. Cheng, C.-T. Huang, J.-R. Huang, C.-W. Wu, C.-J. Wey, and M.-C. Tsai, “BRAINS: A BIST complier for embedded memories”, in Proc. IEEE Int. Symp. Defect and Fault
Tolerance in VLSI Systems (DFT), Yamanashi, Oct. 2000, pp. 299—307.
[16] A. Benso, S. Di Carlo, G. Di Natale, P. Prinetto, and M. Lobetti-Bodorni, “A programmable BIST architecture for clusters of multiple-port SRAMs”, in Proc. Int. Test Conf. (ITC), 2000, pp. 557—566.
[17] C.-F. Wu, C.-T. Huang, K.-L. Cheng, and C.-W. Wu, “Simulation-based test algorithm generation for random access memories”, in Proc. IEEE VLSI Test Symp. (VTS), Montreal,
Apr. 2000, pp. 291—296.
[18] C.-H. Tsai and C.-W. Wu, “Processor-programmable memory BIST for bus-connected embedded memories”, in Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC), Yokohama, Jan. 2001, pp. 325—330.
[19] K. P. Parker, The Boundary-Scan Handbook, Kluwer Academic Publishers, Boston, 1992.
[20] Y. Zorian, E. J. Marinissen, and S. Dey, “Testing embedded-core based system chips”, in Proc. Int. Test Conf. (ITC), Oct. 1998, pp. 130—143.
[21] V. Immaneni and S. Raman, “Direct access test scheme─design of block and core cells for embedded ASICS”, in Proc. Int. Test Conf. (ITC), 1990, pp. 488—492.
[22] M. Benabdenbi, W. Maroufi, and M. Marzouki, “CAS-BUS: a scalable and reconfigurable test access mechanism for systems on a chip”, in Proc. Design, Automation and Test in
Europe (DATE), Paris, Mar. 2000, pp. 141—145.
[23] E. J. Marinissen, R. Arendsen, and G. Bos, “A structured and scalable mechanism for test access to embedded reusable cores”, in Proc. Int. Test Conf. (ITC), 1998, pp. 284—293.
[24] L. Whetsel, “Addressable test ports─an approach to testing embedded cores”, in Proc. Int. Test Conf. (ITC), 1999, pp. 1055—1061.
[25] M. Cuviello, S. Dey, X. Bai, and Y. Zhao, “Fault modeling and simulation for crosstalk in system-on-chip interconnects”, in Proc. IEEE/ACM Int. Conf. Computer-Aided Design
(ICCAD), 1999, pp. 297—303.
[26] A. Vittal, L. H. Chen, M. Marek-Sadowska, K.-P. Wang, and S. Yang, “Crosstalk in VLSI interconnections”, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems,
vol. 18, no. 12, pp. 1817—1824, Dec. 1999.
[27] C. P. Ravikumar and S. Chopra, “Testing interconnects in a system chip”, in Int. Conf. VLSI Design, Jan. 2000, pp. 388—391.
[28] C.-W. Wang, C.-F. Wu, J.-F. Li, C.-W. Wu, T. Teng, K. Chiu, and H.-P. Lin, “A built-in self-test and self-diagnosis scheme for embedded SRAM”, in Proc. Ninth IEEE Asian Test
Symp. (ATS), Taipei, Dec. 2000, pp. 45—50.
[29] J.-F. Li and C.-W. Wu, “Memory fault diagnosis by syndrome compression”, in Proc. Design, Automation and Test in Europe (DATE), Munich, Mar. 2001, pp. 97—101.
[30] J.-F. Li, R.-S. Tzeng, and C.-W. Wu, “Using syndrome compression for memory built-in self-diagnosis”, in Proc. Int. Symp. VLSI Technology, Systems, and Applications (VLSITSA),
Hsinchu, Apr. 2001, pp. 303—306.
[31] S. Runyon, “Testing big chips becomes an internal affair”, IEEE Spectrum, pp. 49—55, Apr. 1999.
[32] I. Kim, Y. Zorian, G. Komoriya, H. Pham, F. P. Higgins, and J. L. Lweandowski, “Built in self repair for embedded high density SRAM”, in Proc. Int. Test Conf. (ITC), Oct. 1998, pp.
1112—1119.
[33] S. Nakahara, K. Higeta, M. Kohno, T. Kawamura, and K. Kakitani, “Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm”, in Proc.
Int. Test Conf. (ITC), 1999, pp. 301—310.
[34] D. K. Bhavsar, “An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264”, in Proc. Int. Test Conf. (ITC), 1999, pp. 311—318.
[35] T. Kawagoe, J. Ohtani, M. Niiro, T. Ooishi, M. Hamada, and H. Hidaka, “A built-in selfrepair analyzer (CRESTA) for embedded DRAMs”, in Proc. Int. Test Conf. (ITC), 2000, pp.
567—574.
[36] T. Yamaguchi, M. Tilger, M. Ishida, and D. S. Ha, “An efficient method for compressing test data”, in Proc. Int. Test Conf. (ITC), Washington, DC, Nov. 1997, pp. 79—88.
[37] A. Chandra and K. Chakrabarty, “System-on-a-chip test-data compression and decompression architectures based on Golomb codes”, IEEE Trans. Computer-Aided Design of Integrated
Circuits and Systems, vol. 20, no. 3, pp. 355—368, Mar. 2001.
[38] A. Jas and N. A. Touba, “Test vector decompression via cyclical scan chains and its application to testing core-based designs”, in Proc. Int. Test Conf. (ITC), 1998, pp. 458—464.
[39] Y. Zorian, “A distributed BIST control scheme for complex VLSI devices”, in Proc. IEEE VLSI Test Symp. (VTS), 1993, pp. 4—9.
[40] A. Benso, S. Cataldo, S. Chiusano, P. Prinetto, and Y. Zorian, “HD-BIST: a hierarchical framework for BIST scheduling and diagnosis in SOCs”, in Proc. Int. Test Conf. (ITC),
1999, pp. 1038—1045.
[41] K.-J. Lee and C.-I. Huang, “A hierarchical test control architecture for core based design”, in Proc. Ninth IEEE Asian Test Symp. (ATS), Taipei, Dec. 2000, pp. 248—253.
[42] IEEE, IEEE 1149.1 Standard Test Access Port and Boundary-Scan Architecture, IEEE Standards Department, Piscataway, May 1990.
[43] S. F. Oakland, “Considerations for implementing IEEE 1149.1 on system-on-a-chip integrated circuits”, in Proc. Int. Test Conf. (ITC), 2000, pp. 628—637.
[44] L. Whetsel, “A IEEE 1149.1 base test access architecture for ICs with embedded cores”, in Proc. Int. Test Conf. (ITC), 1997, pp. 69—78.
[45] D. Bhattacharya, “Hierarchical test access architecture for embedded cores in an integrated circuit”, in Proc. IEEE VLSI Test Symp. (VTS), 1998, pp. 8—14.
[46] R. M. Chou, K. K. Saluja, and V. D. Agrawal, “Scheduling tests for VLSI systems under power constraints”, IEEE Trans. VLSI Systems, vol. 5, no. 2, pp. 175—185, June 1997.
[47] M. Sugihara, H. Date, and H. Yasuura, “A novel test methodology for core-based system LSIs and a testing time minimization problem”, in Proc. Int. Test Conf. (ITC), 1998, pp. 465—472.
[48] K. Chakrabarty, “Test scheduling for core-based systems using mixed-integer linear programming”, IEEE Trans. VLSI Systems, vol. 19, no. 10, pp. 1163—1174, Oct. 2000.
[49] E. J. Marinissen, S. Goel, and M. Lousberg, “Wrapper design for embedded core test”, in Proc. Int. Test Conf. (ITC), 2000, pp. 911—920.
[50] E. Larsson and Z. Peng, “An integrated system-on-chip test framework”, in Proc. Design, Automation and Test in Europe (DATE), Munich, Mar. 2001, pp. 138—144.
[51] M. Benabdenbi, W. Maroufi, and M. Marzouki, “Testing TAPed cores and wrapped cores with the same test access mechanism”, in Proc. Design, Automation and Test in Europe
(DATE), Munich, Mar. 2001, pp. 150—155.
[52] E. J. Marinissen, Y. Zorian, R. Kapur, T. Taylor, and L. Whetsel, “Towards a standard for embedded core test: An example”, in Proc. Int. Test Conf. (ITC), 1999, pp. 616—626.
[53] R. Kapur, M. Lousberg, T. Taylor, B. Keller, P. Reuter, and D. Kay, “CTL the language for describing core-based test”, in Proc. Int. Test Conf. (ITC), 2001, pp. 131—139.
[54] IEEE, “IEEE P1500 standard for embedded core test (SECT)”, http://grouper.ieee.org/groups/1500/, 2002.
[55] V. Iyengar and K. Chakrabarty, “Test bus sizing for system-on-a-chip”, IEEE Trans. Computers, vol. 51, no. 5, pp. 449—459, May 2002.
[56] H.-J. Huang, J.-F. Li, J.-B. Chen, C.-P. Su, C.-W. Wu, C. Cheng, S.-I Chen, C.-Y. Hwang, and H.-P. Lin, “Test wrapper design automation for system-on-chip”, in Proc. 12th VLSI
Design/CAD Symp., Hsinchu, Aug. 2001.
[57] J.-F. Li, H.-J. Huang, J.-B. Chen, C.-P. Su, C.-W. Wu, C. Cheng, S.-I Chen, C.-Y. Hwang, and H.-P. Lin, “A hierarchical test scheme for system-on-chip designs”, in Proc. Design,
Automation and Test in Europe (DATE), Paris, Mar. 2002, pp. 486—490.
[58] J.-F. Li, H.-J. Huang, J.-B. Chen, C.-P. Su, C.-W. Wu, C. Cheng, S.-I Chen, C.-Y. Hwang, and H.-P. Lin, “A hierarchical test methodology for system-on-chip”, IEEE Micro, 2002
(accepted).
[59] C.-W. Wu, J.-F. Li, and C.-T. Huang, “Core-based system-on-chip testing: Challenges and opportunities”, J. Chinese Institute of Electrical Engineering, vol. 8, no. 4, pp. 335 353,
Nov. 2001.
[60] J.-F. Li, R.-S. Tzeng, and C.-W.Wu, “Diagnostic data compression techniques for embedded memories with built-in self-test”, J. Electronic Testing: Theory and Application, vol. 18,
no. 4, pp. 515—527, Aug. 2002.
[61] J. Aerts and E. J.Marinissen, “Scan chain design for test time reduction in core-based ICs”, in Proc. Int. Test Conf. (ITC), 1998, pp. 448—457.
[62] A. J. van de Goor, Testing Semiconductor Memories: Theory and Practice, John Wiley & Sons, Chichester, England, 1991.
[63] R. P. Treuer and V. K. Agarwal, “Fault location algorithms for repairable embedded RAMs”, in Proc. Int. Test Conf. (ITC), 1993, pp. 825—834.
[64] L. Shen and B. F. Cockburn, “An optimal march test for locating faults in DRAMs”, in Proc. IEEE Int. Workshop on Memory Testing, 1993, pp. 61—66.
[65] M. F. Chang, W. K. Fuchs, and J. H. Patel, “Diagnosis and repair of memory with coupling faults”, IEEE Trans. Computers, vol. 38, no. 4, pp. 493—500, Apr. 1989.
[66] V. N. Yarmolik, Y. V. Klimets, A. J. van de Goor, and S. N. Demidenko, “RAM diagnostic tests”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT),
San Jose, 1996, pp. 100—102.
[67] T. J. Bergfeld, D. Niggemeyer, and E. M. Rudnick, “Diagnostic testing of embedded memories using BIST”, in Proc. Design, Automation and Test in Europe (DATE), Paris, Mar.
2000, pp. 305—309.
[68] D. Niggemeyer and E. Rudnick, “Automatic generation of diagnostic March tests”, in Proc. IEEE VLSI Test Symp. (VTS), Marina Del Rey, California, Apr. 2001, pp. 299—304.
[69] J. Zhao, F. J. Meyer, and F. Lombardi, “Adaptive approaches for fault detection and diagnosis of interconnects of random access memories”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), San Jose, Aug. 1998, pp. 110—116.
[70] J. Zhao, F. J. Meyer, and F. Lombardi, “Maximal diagnosis of interconnects of random access memories”, in Proc. IEEE VLSI Test Symp. (VTS), 1999, pp. 378—383.
[71] R. David and A. Fuentes, “Fault diagnosis of RAM’s from random testing experiments”, IEEE Trans. Computers, vol. 39, no. 2, pp. 220—229, Feb. 1990.
[72] R. Dekker, F. Beenker, and L. Thijssen, “A realistic fault model and test algorithm for static random access memories”, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 9, no. 6, pp. 567—572, June 1990.
[73] A. J. van de Goor, “Using march tests to test SRAMs”, IEEE Design & Test of Computers, vol. 10, no. 1, pp. 8—14, Mar. 1993.
[74] D. S. Suk and S. M. Reddy, “A march test for functional faults in semiconductor random access memories”, IEEE Trans. Computers, vol. 30, no. 12, pp. 982—985, Dec. 1981.
[75] A. J. van de Goor, I. B. S. Tlili, and S. Hamdioui, “Converting march tests for bit-oriented memories into tests for word-oriented memories”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), San Jose, Aug. 1998, pp. 46—52.
[76] V.-K. Kim and T. Chen, “On comparing functional fault coverage and defect coverage for memory testing”, IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems,
vol. 18, no. 11, pp. 1676—1683, Nov. 1999.
[77] S. Hamdioui and A. J. van de Goor, “An experimental analysis of spot defects in SRAMs: realistic fault models and tests”, in Proc. Ninth IEEE Asian Test Symp. (ATS), Taipei, Dec. 2000, pp. 131—138.
[78] C.-F.Wu, C.-T. Huang, C.-W.Wang, K.-L. Cheng, and C.-W.Wu, “Error catch and analysis for semiconductor memories using March tests”, in Proc. IEEE/ACM Int. Conf. Computer-
Aided Design (ICCAD), San Jose, Nov. 2000, pp. 468—471.
[79] K.-L. Cheng, M.-F. Tsai, and C.-W. Wu, “Efficient neighborhood pattern-sensitive fault test algorithms for semiconductor memories”, in Proc. IEEE VLSI Test Symp. (VTS), Marina Del Rey, California, Apr. 2001, pp. 225—237.
[80] C.-W. Wu and C.-T. Huang, “Communications IP: Instruction set architecture, functional units, and test circuitry of a communications processor core”, NSC Engineering Science &
Technology Bulletin, , no. 58, pp. 139—143, Oct. 2001, (in Chinese).
[81] P. Mazumder, J. H. Patel, and W. K. Fuchs, “Methodologies for testing embedded content addressable memories”, IEEE Trans. Computer-Aided Design of Integrated Circuits and
Systems, vol. 7, no. 1, pp. 11—20, Jan. 1988.
[82] A. J. McAuley and C. J. Cotton, “A self-testing reconfigurable CAM”, IEEE Journal of Solid-State Circuits, vol. 26, no. 3, pp. 257—261, Mar. 1991.
[83] S. Kornachuk, L. McNaughton, R. Gibbins, and B. Nadeau-Dostie, “A high speed embedded cache design with non-intrusive BIST”, in Proc. IEEE Int. Workshop on Memory Technology, Design and Testing (MTDT), San Jose, 1994, pp. 40—45.
[84] Y. S. Kang, J. C. Lee, and S. Kang, “Parallel BIST architecture for CAMs”, Electronics Letters, vol. 33, no. 1, pp. 30—31, Jan. 1997.
[85] T. Chadwick, T. Gordon, R. Nadkarni, and J. Rowland, “An ASIC-embedded content addressable memory with power-saving and design for test features”, in Proc. IEEE Custom
Integrated Circuits Conf. (CICC), 2001, pp. 183—186.
[86] B. Nadeau-Dostie, A. Silburt, and V. K. Agarwal, “A serial interfacing technique for external and built-in self-testing of embedded memories”, IEEE Design & Test of Computers, vol. 7, no. 2, pp. 56—64, Apr. 1990.
[87] K. J. Schultz, “Content-addressable memory core cells: A survey”, Integration, the VLSI J., vol. 23, pp. 171—188, 1997.
[88] R. Nair, S. M. Thatte, and J. A. Abraham, “Efficient algorithms for testing semiconductor random access memories”, IEEE Trans. Computers, vol. 27, no. 6, pp. 572—576, June 1978.
[89] M. Marinescu, “Simple and efficient algorithms for functional RAM testing”, in Proc. Int. Test Conf. (ITC), 1982, pp. 236—239.
[90] J.-F. Li, R.-S. Tzeng, and C.-W.Wu, “Testing and diagnosing embedded content addressable memories”, in Proc. IEEE VLSI Test Symp. (VTS), Monterey, California, Apr. 2002, pp.
389—394.
[91] C.-F.Wu, C.-T. Huang, and C.-W.Wu, “RAMSES: a fast memory fault simulator”, in Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems (DFT), Albuquerque, Nov. 1999, pp. 165—173.
[92] J. Zhao, S. Irrinki, M. Puri, and F. Lombardi, “Testing SRAM-based content addressable memories”, IEEE Trans. Computers, vol. 49, no. 10, pp. 1054—1063, Oct. 2000.
[93] A. L. Crouch, M. Mateja, T. L.McLaurin, J. C. Potter, and D. Tran, “The testability features of the 3rd generation ColdFire family of microprocessors”, in Proc. Int. Test Conf. (ITC), 1999, pp. 913—922.
[94] M. Rich, “A method of flexible catch RAM display for memory testing”, in Proc. Int. Test Conf. (ITC), 1986, p. 222.
[95] B. Brown, J. Donaldson, B. Gage, and A. Joffe, “Hardware compression speeds on bitmap fail display”, in Proc. Int. Test Conf. (ITC), 1997, pp. 89—93.
[96] J. T. Chen, J. Rajski, J. Khare, O. Kebichi, and W. Maly, “Enabling embedded memory diagnosis via test response compression”, in Proc. IEEE VLSI Test Symp. (VTS), Marina
Del Rey, California, Apr. 2001, pp. 292—298.
[97] C. Hunter, “Integrated diagnostics for embedded memory built-in self test on powerPC devices”, in Proc. IEEE Int. Conf. Computer Design (ICCD), 1997, pp. 549—554.
[98] J.-F Li, K.-L. Cheng, C.-T. Huang, and C.-W.Wu, “March-based RAM diagnosis algorithms for stuck-at and coupling faults”, in Proc. Int. Test Conf. (ITC), Baltmore, Oct. 2001, pp.758—767.
[99] T. Yabe, S.Miyano, K. Sato,M.Wada, R. Haga, O.Wada, M. Enkaku, T. Hojyo, K. Mimoto, M. Tazawa, T. Ohkubo, and K. Numata, “A configurable DRAM macro design for 2112
derivative organizations to be synthesized using a memory generator”, IEEE Journal of Solid-State Circuits, pp. 1752—1757, Nov. 1998.
[100] S. S. Iyer and H. L. Kalter, “Embedded DRAM technology: opportunities and challenges”,IEEE Spectrum, pp. 56—64, Apr. 1999.
[101] D. A. Lelewer and D. S. Hirschberg, “Data compression”, ACM Computing Surveys, vol. 19, no. 3, pp. 261—296, Sept. 1987.
[102] D. A. Huffman, “A method for the construction of minimum-redundancy codes”, Proc. IRE, vol. 40, pp. 1098—1101, Sept. 1952.
[103] J. M. Mulder, N. T. Quach, and M. J. Flynn, “An area model for on-chip memories and its application”, IEEE Journal of Solid-State Circuits, vol. 26, no. 2, pp. 98—106, Feb. 1991.