|
[1] Y. M. Greshishchev and P. Schvan, “SiGe clock and data recovery IC with linear type PLL for 10-Gb/s SONET application,” in Proc. 1999 Bipolar/BiCMOS Circuits and Technology Meeting, Sept. 1999, pp. 169—172. [2] M. Wurzer et al., “40-Gb/s integrated clock and data recovery circuit in a silicon bipolar technology,” in Proc. 1998 Bipolar/BiCMOS Circuits and Technology Meeting, Sept. 1998, pp. 136—139. [3] H. Ransijn and P. O’Connor, “A PLL-Based 2.5Gb/s GaAs clock and dta regenerator IC,” IEEE J. Solid-State Circuits, vol. 26, no.10, October 1991. [4] Fukaishi, M.; Nakamura, K.; Heiuchi, H.; Hirota, Y.; Nakazawa, Y.; Ikeno, H.; Hayama, H.; Yotsuyanagi, M., “A 20-Gb/s CMOS multichannel transmitter and receiver chip set for ultra-high-resolution digital displays,” Solid-State Circuits, IEEE Journal of , Volume: 35 Issue: 11 , Nov 2000 Page(s): 1611 -1618 [5] Jae Shin Lee; Woo Kiang Jin; Dong Myung Choi; Bang-Wen Lee; Suki Kim, “A wide range PLL for 64X speed CD-ROM & 10X speed DVD-ROM,”Consumer Electronics, 2000. ICCE. 2000 Digest of Technical Papers. International Conference on , 2000 Page(s): 98 -99 [6] Nienhaus, H.A.; Jain, V.K, “A digital phase lock loop for VLSI telecommunication applications” Southeastcon '89. Proceedings. 'Energy and Information Technologies in the Southeast'., IEEE , 9-12 Apr 1989 Page(s): 1216 -1220 vol.3 [7] Sonntag, J.; Leonowich, R, “A monolithic CMOS 10 MHz DPLL for burst-mode data retiming,” Solid-State Circuits Conference, 1990. Digest of Technical Papers. 37th ISSCC., 1990 IEEE International , 14-16 Feb 1990 Page(s): 194 -195, 294 [8] S. B. Anand and B. Razavi, “A CMOS clock recovery circuit for 2.5-Gb/s NRZ data,” IEEE J. OF Solid-State Circuits, vol. 36, no. 3, MARCH 2001 [9] B. Razavi, “A 2.5-Gb/s 15-mW clock recovery circuit,” IEEE J. OF Solid-State Circuits, vol. 31, no. 4, APRIL 1996 [10] J. Savoj and B. Razavi, “A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector,” IEEE J. OF Solid-State Circuits, vol. 36, no. 5, MAY 2001 [11] M. Rau et al., “Clock/data recovery PLL using half-frequency clock,”IEEE J. Solid-State Circuits, vol. 32, pp. 1156—1159, July 1997. [12] Djahanshahi, H.; Salama, C.A.T., “Differential 0.35 μm CMOS circuits for 622 MHz/933 MHz monolithic clock and data recovery applications” Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on , Volume: 2 , Jul 1999 Page(s): 93 -96 vol.2 [13] Iravani, K.; Saleh, F.; Lee, D.; Fung, P.; Ta, P.; Miller, G., “Clock and data recovery for 1.25 Gb/s Ethernet transceiver in 0.35 μm CMOS” Custom Integrated Circuits, 1999. Proceedings of the IEEE 1999 , 1999 Page(s): 261 -264 [14] Koichi Murata, Member, IEEE, and Taiichi Otsuji, Member, IEEE “A Novel Clock Recovery Circuit for Fully Monolithic Integration” IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 47, NO. 12, DECEMBER 1999 [15] Hyuk-Jun Sung, Kwang Sub Yoon, Hong Ki Min “A 3.3V High Speed Dual Looped CMOS PLL with Wide Input Locking Range” Circuits and Systems, 1998. Proceedings. 1998 Midwest Symposium on , 9-12 Aug 1998 Page(s): 476 -479 [16] B. Razavi, Design of Integrated Circuits for Optical Communications. New York: McGraw-Hill [17] Kartalopoulos and Stamatios V., ''DWDM: networks, devices, and technology'' Piscataway, NJ IEEE Press, Hoboken, New Jersey, John Wiley & Sons, 2003. [18] Laude and Jean-Pierre, ''DWDM fundamentals, components, and applications'' Boston, MA, Artech House, 2002 [19] L.W. Couch, Digital and Analog Communication Systems, Fourth Ed., New York: Macmillan Co., 1993. [20] S. K. Shanmugam. Digital and Analog Communication Systems. New York: Wiley & Sons, 1979. [21] F. Herzel and B. Razavi, “A study of oscillator jitter due to supply and substrate noise,” IEEE Trans. Circuits Syst. II, vol. 46, pp. 56—62, Jan. 1999. [22] W.P. Robins, Phase Noise in Signal Sources, London: Peregrinus, Ltd., 1982. [23] A. Hajimiri, S. Limotyrakis, and T.H. Lee, “Jitter and Phase Noise in Ring Oscillators,”IEEE Journal of Solid-State Circuits, vol. 34, pp. 790-804, June 1999. [24] J. A. McNeill, “Jitter in Ring Oscillators,” IEEE Journal of Solid-State Circuits, vol. 32, pp. 870-879, June 1997 [25] N. M. Nguyen and R. G. Meyer, “Start-ip and Frequency Stability in High-Frequency Oscillators,” IEEE Journal of Solid-State Circuits, vol. 27, pp. 810-820, May 1992 [26] I. Shahriary, G. Des Brisay, S. Avery, and P. Gibsan, “GaAs Monlithic Phase/Frequency Discriminator,” IEEE GaAs Symposium, 1985, pp. 183-86 [27] T. H. Lee, H. Samavati, and H. R. Rategh, “5GHz CMOS Wireless LANs,” IEEE Transactions on Microwave Theory and Techniques, VOL. 50, NO.1, pp. 268-280, January 2002. [28] B. Lai and R. C. Walker, “A monolithic 622 Mb/s clock extraction data retiming circuit,” in ISSCC Dig. Tech. Papers, Feb. 1991, pp. 144—145. [29] J. D. H. Alexander, “Clock Recovery from Random Binary Data,” Electronics Letters, vol. 11, pp. 541-542, Oct. 1975 [30] William Shing Tak Yan and Howard Cam Luong, “A 900-MHz CMOS Low-Phase-Noise Voltage-Controlled Ring Oscillator”
|