|
[1] S.M. Reddy and R. Dandapail, “Scan Design Using Standard Flip-Flops,” IEEE Design Test of computers, Feb. 1987, pp. 52-54. [2] Chih-Chang Lin, M.T.-C. Lee, Marek-Sadowska, and Kuang-Chien Chen, “Cost-free scan: a low-overhead scan path design,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 9, Sep. 1998, pp. 852-861. [3] Chih-Chang Lin, Marek-Sadowska, Kwang-Ting Cheng and M.T.-C. Lee, “Test-point insertion: scan paths through functional logic,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No 9, Sep. 1998, pp. 838-851. [4] C. Aktouf, H. Fleury and C. Robach, “Inserting scan at the behavioral level,” IEEE Design & Test of Computers, Vol. 17, No 3, Jul/Sep 2000, pp. 34-42. [5] M.T.-C. Lee, High Level test synthesis of digital VLSI circuits, Artech House, 1997. [6] Yu Huang, Chien-Chung Tsai, N. Mukherjee, O. Samman, D. Devries, Wu-Tung Cheng and S.M. Reddy, “On RTL scan design,” IEEE International Test Conference, 2001, pp. 728-737. [7] T. Asaka, S. Bhattacharya, S. Dey and M. Yoshida, “H-SCAN+: a practical low-overhead RTL design-for-testability technique for industrial designs,” IEEE International Test Conference, Nov. 1997, pp. 265-274. [8] S. Bhattacharya and S. Dey, “H-SCAN: A high level alternative to full-scan testing with reduced area and test application overheads,” IEEE International Test Conference, May 1996, pp. 74-80. [9] S. Sapiro and R. Simith, Handbook of Design Automation, CAE System, Inc. 1984. [10] Juan Carlos Lopez, Roman Hermida and Walter Geisselhardt, Advanced Techniques for Embedded Systems Design and Test, Kluwer Academic Publishers, 1998. [11] H. Farshbaf, M. Zolfy, S. Mirkhani and Z. Navabi, “Fault simulation for VHDL based test bench and BIST evaluation,” IEEE Test Symposium, 2001, pp. 396-401. [12] V.D. Agrawal, C.R. Kime, and K.K. Saluja, “A tutorial on built-in self-test. I. Principles,” IEEE Design & Test of Computers, Vol. 10, No 1, Mar. 1993, pp. 73-82. [13] B. Reeb and H.J. Wunderlich, “Deterministic pattern generation for weighted random pattern testing,” IEEE European Design and Test Conference, Mar. 1996, pp. 30-36. [14] R. Kapur, S. Patil, T.J. Snethen and T.W. Williams, “A weighted random pattern test generation system,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 15, No. 8, Aug 1996, pp. 1020-1025. [15] J. Savir, “Reducing the MISR size,” IEEE Transactions on Computers, Vol. 45, No. 8, Aug 1996, pp. 930-938. [16] E.J. Marinissen, R. Kapur and Y. Zorian, “On using IEEE P1500 SECT for test plug-n-play,” IEEE International Test Conference, 2000, pp. 770-777. [17] J.E. Kadaras, “A chip to embedded system test process using IEEE 1149.1 boundary scan,” IEEE International Electro Conference, May 1994, pp. 728-732. [18] Jin-Fu Li, Hsin-Jung Huang, Jeng-Bin Chen, Chih-Pin Su, Cheng-Wen Wu, Chuang Cheng, Shao-I Chen, Chi-Yi Hwang and Hsiao-Ping Lin, “A hierarchical test methodology for systems on chip,” IEEE Micro Journal, Vol. 22, No. 5, 2002, pp. 69-81. [19] E.J. Marinissen, S.K. Goel and M. Lousberg,” Wrapper design for embedded core test,” IEEE International Test Conference, 2000, pp. 911-920. [20] B.I. Dervisoglu, “A unified DFT architecture for use with IEEE 1149.1 and VSIA/IEEE P1500 compliant test access controllers,” IEEE Design Automation Conference, 2001, pp. 53-58. [21] X.U. Zheng, Verilog Hardware Description Language and physical Design, Taipei, SIM, 2002. [22] Wen-Sheng Chiang, Efficient VLSI Architectures with Low Hardware Cost for Discrete Wavelet Transform, Master Thesis, National Taipei University of Technology, 2002. [23] Ray Andraka, “A survey of CORDIC algorithms for FPGAs,” Sixth international Symposium on Field Programmable Cate Arrays, Feb. 1998, pp. 191-200.
|