跳到主要內容

臺灣博碩士論文加值系統

(18.97.9.170) 您好!臺灣時間:2024/12/11 05:17
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:陳怡伶
研究生(外文):YI-LING CHEN
論文名稱:使用滑動視窗之渦輪碼解碼器之VLSI架構
論文名稱(外文):A VLSI Architecture for Decoding Turbo Codes Using A Sliding Window
指導教授:盧而輝
學位類別:碩士
校院名稱:長庚大學
系所名稱:電機工程研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2004
畢業學年度:92
語文別:中文
論文頁數:78
中文關鍵詞:渦輪碼
相關次數:
  • 被引用被引用:0
  • 點閱點閱:150
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
由於渦輪碼有接近夏農極限的優越特性,因此它已成為第三代行動通訊標準而且受到廣泛的討論。然而由於其解碼過程中的延遲時間很長,因此渦輪碼不適用於即時語音通訊。1996年時,Benedetto等人提出一個可大幅降低解碼延遲時間卻只犧牲些許解碼效能的演算法。這個演算法是由Log-MAP演算法改變而成,配合使用滑動視窗及查表。本文針對這個演算法提出一種低複雜度的VLSI電路設計。由於這是管線式架構的設計,因此這個渦輪碼解碼器的速度非常的快。

Turbo code has become 3G standard and been widely discussed because of its outstanding performance close to the Shannon Limit, however the latency during decoding process is very long. Therefore, turbo code is not suitable for real-time voice communication. In 1996, Benedetto et al. proposed an algorithm which can significantly reduce the decoding latency with slightly sacrificing the decoding performance. The algorithm is modified from the log-MAP algorithm by using a sliding window in coordination with look-up table. In this thesis, we design a low-complexity VLSI circuit architecture for decoding turbo codes based on the algorithm. Finally, with the VLSI architecture, a turbo decoder can be very fast since it is designed as a pipeline structure.

CHAPTER I Introduction 1
CHAPTER II Introduction to Turbo Codes 3
2.1 Turbo Encoder 3
2.2 Turbo Decoder 4
CHAPTER III The MAP Algorithm, the Max-Log-MAP Algorithm, and the Log-MAP Algorithm 8
3.1 The MAP Algorithm 9
3.2 The Max-Log-MAP Algorithm 15
3.3 The Log-MAP Algorithm 21
3.4 The Log-MAP Algorithm Flowchart 25
CHAPTER IV The SW-Log-MAP Algorithm 27
4.1 Mathematical Description of the SW-Log-MAP Algorithm 28
4.2 Example of the SW-Log-MAP Algorithm: (2,1,2) RSC code 31
4.3 The SW-Log-MAP Algorithm Flowchart 36
4.4 The SW-Log-MAP Algorithm Simulation Results 38
CHAPTER V VLSI Architecture of Turbo Decoder based on the SW-Log-MAP Algorithm 43
5.1 Main Ideas of the VLSI Architecture 44
5.2 Branch Metric Calculation Unit 52
5.3 Forward Metric Calculation Unit 53
5.4 Backward Metric Calculation Unit 55
5.5 Metric Normalizing Circuit ( MNC ) Unit 58
CHAPTER Ⅵ Advantages of the VLSI Architecture 61
CHAPTER Ⅶ Simulation Results of the VLSI Circuit Architecture 63
CHAPTER Ⅷ Conclusions 64
APPENDIX 65
REFERENCES 76

[1] C. Berrou, A. Glavieux and P. Thitimajshima, “Near Shannon limit error-correcting coding and decoding: Turbo codes,” Proc. Int. Conf. Communications, pp. 1064-1070, May 1993
[2] C. Berrou and A. Glavieux, “Near optimum errer-correcting coding and decoding. Turbo-codes,” IEEE Trans. Commun., Vol. 44, No. 10, pp. 1261-1271, 1996.
[3] L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, “Optimal Decoding of linear codes for minimizing symbol error rate,” IEEE Trans. Inform. Theory, pp. 284-287, Mar. 1974.
[4] W. Koch and A. Baier, “Optimum and sub-optimum detection of coded data disturbed by time-varying inter-symbol inference,” IEEE Globecom, pp. 1679-1684, Dec. 1990.
[5] J. A. Erfanian, S. Pasupathy, and G. Gulak, “Reduced complexity symbol detectors with parallel structures for ISI channels,” IEEE Trans. Commun, Vol. 42, pp. 1661-1671, 1994
[6] P. Robertson, E. Villebrun, and P. Hoeher, “A comparison of optimal and sub-optimal MPA decoding algorithms operating in the log domain,” Proc. Int. Conf. Communications, pp. 1009-1013, June 1995
[7] C. Berrou, P. Adde, E. Angui, and S. Faudeil, “A low complexity soft-output Viterbi decoder architecture,” Proc. Int. Conf. Communications, pp. 737-740, May 1993
[8] J. Hagenauer and P. Hoeher, “A Viterbi algorithm with soft-decision outputs and its applications,” IEEE Globecom, pp. 1680-1686, 1989
[9] S. Benedetto, D. Divsalar, G, Montorsi, and F. Pollara, “Soft-output algorithms in iterative decoding of turbo codes,” TDA Progress Report, Feb. 1996
[10] Branka Vucetic, and Jinhong Yuan, “Turbo codes principles and applications,” 2000
[11] Andrew J. Viterbi, “An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes,” IEEE Journal on selected areas in Communications, vol. 16, pp. 260-263, 1998
[12] Emmanuel Boutillon, Warren J. Gross, and P. Glenn Gulak, “VLSI architectures for the MAP algorithm,” IEEE Trans. Commun, Vol. 51, pp. 175-185, 2003
[13] Yi-Ling Chen, Shao-Hao Lu, Erl-Huei Lu, and Jau-Yien Lee, “A VLSI architecture of log-MAP algorithm for turbo decoding using a sliding window,” Proc. Cross Trait Tri-Regional Radio Science and Wireless Technology Conference, 2003, pp. 126-131, 2003

QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top
無相關論文