跳到主要內容

臺灣博碩士論文加值系統

(44.213.60.33) 您好!臺灣時間:2024/07/17 05:23
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:江志雄
論文名稱:綁機情境之MTO/MTS半導體廠派工
論文名稱(外文):Scheduling Rules for MTO/MTS with Machine-Dedication Characteristics in a Semiconductor Fab
指導教授:巫木誠巫木誠引用關係
學位類別:碩士
校院名稱:國立交通大學
系所名稱:工業工程與管理系所
學門:工程學門
學類:工業工程學類
論文種類:學術論文
論文出版年:2004
畢業學年度:92
語文別:中文
論文頁數:31
中文關鍵詞:存貨生產訂貨生產綁機派工
外文關鍵詞:make-to-ordermake-to-stockmachine-dedicationscheduling
相關次數:
  • 被引用被引用:2
  • 點閱點閱:264
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:1
晶圓代工廠生產型態為訂貨生產(make-to-order︰MTO),當訂單不足時,會以生產存貨生產類型的產品,來維持機台的高利用率。本研究針對綁機情境下MTO/MTS混製生產情境,提出了一套派工法則,以達到MTO產品高達交率及MTS高產出為主要績效指標。經由模擬實驗驗証,本法則確實較過去文獻所提的法則有較佳的績效。
A semiconductor foundry is essentially a make-to-order (MTO) factory. However, when there is no enough order, a foundry may product some make-to-stock (MTS) products to maintain high utilization of machines. This research proposes a scheduling rule for a MTO/MTS semiconductor fab with machine-dedication characteristics. The scheduling rule aims to achieve high hit-rate (on-time delivery rate) for MTO products as well as high throughput for MTS products. Simulation results show that the proposed scheduling rule outperforms some other representative rules in literature.
目錄
中文摘要 I
ABSTRACT II
誌 謝 III
目錄 IV
表目錄 VII
第一章 緒論 1
第二章 投料法則 3
2.1 投料時點 3
2.2 投料優序 4
第三章 派工法則 6
3.1 績效指標 6
3.2 綁機序列工作站派工法則 6
3.3 非綁機序列工作站派工法則 8
第四章 模擬驗証 11
4.1 模擬模型環境設定 11
4.2實驗設定 11
4.3 實驗結果 12
第五章 結論與建議 16
5.1 結論 16
5.2 建議 16
參考文獻 17
附錄一 19
附錄1-1本研究法則 (MTO產品比例1︰1︰1) 20
附錄1-2 CHANG法則 (MTO產品比例1︰1︰1) 21
附錄1-3 SA-EDD法則 (MTO產品比例1︰1︰1) 22
附錄1-4 SA-FIFO法則 (MTO產品比例1︰1︰1) 23
附錄1-5 SA-SRPT法則 (MTO產品比例1︰1︰1) 24
附錄1-6 SA-CR法則 (MTO產品比例1︰1︰1) 25
附錄1-7本研究法則 (MTO產品比例1︰1︰2) 26
附錄1-8 CHANG法則 (MTO產品比例1︰1︰2) 27
附錄1-9 SA-EDD法則 (MTO產品比例1︰1︰2) 28
附錄1-10 SA-FIFO法則 (MTO產品比例1︰1︰2) 29
附錄1-11 SA-SRPT法則 (MTO產品比例1︰1︰2) 30
附錄1-12 SA-CR法則 (MTO產品比例1︰1︰2) 31
[1] E. Akcalt, K. Nemoto and R. Uzsoy, “Cycle-Time Improvements for Photolithography Process in Semiconductor Manufacturing,”IEEE Transactions on Semiconductor Manufacturing, Vol. 14, No. 1, pp. 48-56, 2001.
[2] J. H. Blackstone, D. T. Phillips, G. L. Hogg, “A State-of-the-Art Survey of Dispatching Rules for Manufacturing Job Shop Operations,”International Journal of Production Research, Vol. 20, No. 1, pp. 27-45, 1982.
[3] S. H. Chang, P. F. Pai, K. J. Yuan, B. C. Wang and R. K. Li, “Heuristic PAC Model for Hybrid MTO and MTS Production Environment,“International Journal of Production Economics, Vol. 85, No. 3, pp. 347-358, 2003.
[4] R. M. Dabbas and J. W. Fowler, Member, “A New Scheduling Approach Using Combined Dispatching Criteria in Wafer Fabs,”IEEE Transactions on Semiconductor Manufacturing, Vol. 16, No. 3, pp. 501-510, 2003.23
[5] C. R. Glassey and M. G. C. Resende, “Closed-Loop Job Release Control for VLSI Circuit Manufacturing,”IEEE Transactions on Semiconductor Manufacturing, Vol. 1, NO. 1, pp. 36-46, 1988.
[6] Y. D. Kim, J. U. Kim, S. K. Lim and H. B. Jun, “Due-Date Based Scheduling and Control Policies in a Multiproduct Semiconductor Wafer Fabrication Facility,”IEEE Transactions on Semiconductor Manufacturing, Vol. 11, No. 1, pp. 155-164, 1998.
[7] Y. D Kim, J.G Kim, B. Choi and H. U. Kim, “Production Scheduling in a Semiconductor Wafer Fabrication Facility Producing Multiple Product Types With Distinct Due Dates,”IEEE Transactions on Robotics and Automation, Vol. 17, No.5, pp 589-598, 2001.

[8] Y. H. Lee, J. Park and S. Kim, ”Experimental Study on Input and Bottleneck Scheduling for a Semiconductor Fabrication Line,”IIE Transactions on Semiconductor Manufacturing, Vol. 34, No. 2, pp. 179-190, 2002.
[9] S. Lou and P. W. Kager, ”A Robust Production Control Policy for VLSI Wafer Fabrication,“IEEE Transactions on Semiconductor Manufacturing, Vol. 2, No. 4, pp. 159-164, 1989.
[10] S. C. H. Lu and P. R. Kumar, “Distributed Scheduling Based on Due Date and Buffer Priorities,”IEEE Transactions on Automatic Control, Vol. 36, No. 12, pp. 1406-1416, 1991.
[11] J. D. C. Neuts, “A General Class of Bulk Queue with Poisson Input,”Annals Mathematical Statistics, Vol. 38, pp. 759-770, 1967.
[12] L. M. Wein, “Scheduling Semiconductor Wafer Fabrication,“IEEE Transactions on Semiconductor Manufacturing, Vol. 1, No. 3, pp. 115-130, 1988.
[13] http://www.tecnomatix.com
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top