跳到主要內容

臺灣博碩士論文加值系統

(34.204.180.223) 您好!臺灣時間:2021/08/05 23:15
字體大小: 字級放大   字級縮小   預設字形  
回查詢結果 :::

詳目顯示

我願授權國圖
: 
twitterline
研究生:陳世軒
研究生(外文):Shi-Xuan Chen
論文名稱:應用後極放大器實現2.5伏特8位元100MHz取樣頻率16毫瓦特之電流模式折疊內插類比數位轉換器
論文名稱(外文):A 2.5V 8-bit 100MHzS/s 16mW Current Mode Folding and Interpolation Analog to Digital Converter Using Back-end Amplifier
指導教授:林吉聰
指導教授(外文):Jyi-Tsong Lin
學位類別:碩士
校院名稱:國立中山大學
系所名稱:電機工程學系研究所
學門:工程學門
學類:電資工程學類
論文種類:學術論文
論文出版年:2004
畢業學年度:92
語文別:中文
論文頁數:64
中文關鍵詞:電壓比較器內插折疊類比數位轉換器電流比較器
外文關鍵詞:foldinginterpolationvoltage comparatoranalog to digital convertercurrent comparator
相關次數:
  • 被引用被引用:0
  • 點閱點閱:89
  • 評分評分:
  • 下載下載:0
  • 收藏至我的研究室書目清單書目收藏:0
本篇論文提出一個可以操作2.5伏特供應電壓,解析度八位元且取樣頻率為100MHz之折疊內差型式類比數位轉換器(2.5V 8bit 100MSample/sec Folding and Interpolation Analog to Digital Converter)。首先我們採用疊接型式的折疊放大器來降低功率消耗。由於疊接型式的折疊放大器中的差動對是被疊接串聯起來,所以減少了差動對所需的參考電流源,因此大大的減少了功率消耗。為了更降低功率的消耗,我們把供應電壓降至2.5伏特,可是卻因此而使得折疊放大器在轉換訊號時,因為供應電壓的不足而無法正常的工作,造成輸出訊號有偏移的問題。因此我們提出在折疊電路後面加上後端放大器來減輕此問題。如此一來使得整體電路的功率消耗大大的降低至15.292mW。此外因為疊接差動對的寄生電容比傳統串接差動對的寄生電容小,再加上我們使用離散式折疊技巧,減少了每一個次折疊放大器的折疊因子,所以減輕了頻率增加效應(frequency multiplication effect)的問題,使得類比輸入訊號的頻寬增大。採用為了使電壓比較器的可用範圍可以達到較高電壓的比較訊號,我們使用N型的差動輸入端,因為N型的差動輸入級的可用範圍比P型的高。經過這些技巧的改良可以使得輸入訊號的頻寬和整體電路的功率消耗大大的改善。

本論文所設計的類比數位轉換器採用台灣積體電路製造公司(TSMC)0.35um
2P4M CMOS製程來實現,且供應電壓為2.5伏特。在取樣頻率為100MHz下,類比至數位轉換的操作電壓範圍為1伏特~2.4伏特,功率消耗為15.292mW,微分非線性誤差約為+/-0.55LSB,積分非線性誤差約為+1.7LSB ~ -0.8LSB。
A 2.5V 8-bit 100MSample/sec folding and interpolation analog to digital converter is described in this thesis. First, a cascoding folding amplifier is used for improve power consumption. The differential pairs of the folding amplifier are cascoded to reduce the numbers of reference current source, so the power consumption is reduced. In order to reduce more power consumption, we drop the power supply down to 2.5V. However, the power supply is not large enough to keep the folding amplifier working normally and it causes the output signal aberration. Hence, we propose a back-end amplifier to connect the folding amplifier to overcome the problem. Therefore, the power consumption of all circuit is reduced to 15.292mW. Moreover, the capacitive loading at the output of the cascoded differential pairs is smaller than that of conventional cascaded differential pairs, and we employ a distributed folding technique to reduce the folding factors of each folding amplifier. Therefore, we improve the frequency multiplication effect to increase the analog input signal bandwidth. Beside, in order to heave the input signal range of the voltage mode comparator, we employ an n-channel input stage. Because the input signal range of n-channel is higher than that of p-channel input stage. By using these techniques, the input signal bandwidth and the power consumption of overall circuit are improved greatly.
The proposed analog to digital converter is designed by TSMC 0.35μm 2P4M CMOS process, and it operates at 2.5V power supply voltage with 1V to 2.4V reference voltage. The simulation results show that the power consumption is 15.292mW, DNL is +/- 0.55LSB, and INL is 1.7LSB ~ -0.8LSB.
第一章 導論.............................................1
第二章 折疊內插型式類比數位轉換器的原理與架構說明.............................................13
第三章 整體電路的設計.................................19
3-1 折疊放大器.......................................19
3-2 內插器...........................................24
3-3 比較器...........................................28
3-3-1 電流比較器................................28
3-3-2 電壓比較器................................30
3-4 編碼器與解碼器...................................34
3-5 錯誤矯正電路.....................................36
第四章 模擬結果........................................38
第五章 結論與未來研究方向............................44
5-1 結論.............................................44
5-2 未來研究方向.....................................44
參考文獻...............................................45
附錄A、Layout圖........................................49
附錄B、發表的論文......................................53
[1] C. B. Wang, “A 20-bit 25-kHz Delta-Sigma A/D Converter Utilizing a Frequency-Shaped Chopper Stabilization Scheme,” IEEE JOURNAL OF SOLID-CIRCUITS, VOL. 36, MARCH 2001
[2] R. Jiang, Fiez, T.S. “A 1.8 V 14 b ΔΣ A/D Converter with 4MSamples/s conversion” Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International, Volume: 1, 3-7 Feb. 2002
[3] J. S. Wang, C. L. Wey “A 12-bit 100-ns/bit 1.9-mW CMOS switched-current cyclic A/D converter” Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on], Volume: 46, Issue: 5, May 1999
[4] J. S. Wang, C. L. Wey, “A Low-Voltage Low-Power 13-b Pipelined Switched-current Cyclic A/D Converter,” Low Power/Low Voltage Mixed-Signal Circuits and Systems, 2001. (DCAS-01). Proceedings of the IEEE 2nd Dallas CAS Workshop NO, 26, March 2001
[5] J. Yuan, C. Svensson, “A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS/s ADC array in 1.2-μm CMOS” Solid-State Circuits, IEEE Journal of , Volume: 29 , Issue: 8 , Aug. 1994
[6] S. Mortezapour and E. K. F. Lee, “A 1-V 8-Bit Successive Approximation ADC in Standard CMOS Process,” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL 35, NO.4, APROL 2000
[7] K. Uyttenhove and M. S. J. Steyaert, “A 1.8V 6-Bit 1.3-GHz Flash ADC in 0.25-μm CMOS,” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.7, JULY 2003
[8] Scholtens, P.C.S. Vertregt, M. “A 6-b 1.6-Gsample/s flash ADC in 0.18-/spl mu/m CMOS using averaging termination” Solid-State Circuits, IEEE Journal of , Volume: 37 , Issue: 12 , Dec. 2002
[9] Yu, B. Black, W.C., Jr. “A 900 MS/s 6b interleaved CMOS flash ADC” Custom Integrated Circuits, 2001, IEEE Conference on. , 6-9 May 2001
[10] Song, B.-S. Lee, S.-H., Tompsett, M.F. “A 10-b 15-MHz CMOS recycling two-step A/D converter” Solid-State Circuits, IEEE Journal of , Volume: 25 , Issue: 6 , Dec. 1990
[11] T. C. Lin and J. C. Wu, “A Two-Step A/D Converter in Digital CMOS Process,” ASIC, 2002.Proceedings. 2002 IEEE Asia-Pacific Conference on, 6-8 Aug. 2002
[12] Cho, T.B. Gray, P.R. “A 10 b, 20 Msample/s, 35 mW pipeline A/D converter” Solid-State Circuits, IEEE Journal of , Volume: 30 , Issue: 3 , March 1995
[13] J. Ming, and S. H. Lewis, “An 8-bit 80-Msample/s Pipelined Analog-to-Digital Converter with Background Calibration,” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO.10, OCTOBER 2001
[14] Miyazaki, D. Furuta, M. Kawahito, S. “A 16 mW 30 MSample/s 10 b pipelined A/D converter using a pseudo-differential architecture” Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International, Volume: 1 , 3-7 Feb. 2002
[15] M. H. Liu and S.-I. Liu, “An 8-bit 10MS/s Folding and Interpolating ADC Using the Continuous- Time Auto-Zero Technique,” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO.1, JANUARY 2001
[16] T. H. Kim, J. J. Sung, S. H. Kim, W. Joo, S. B. You and S. Kim, “A 10-bit, 40Msamples/s Cascading Folding & Interpolating A/D Converter with Wide Range Error Correction” ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on , 28-30 Aug. 2000
[17] B. S. Song, P. L. Rakers, and S. F. Gillig, “A 1-V 6-b 50-MSamples/s Current-Interpolating CMOS ADC” IEEE JOURANL OF SOLID-STATE CIRCUITS VOL. 35, NO. 4, APRIL 2000
[18] J. W. Chung, H. Y. Yu, S. H. Oh and K. S. Yoon, “A 3.3V 10BIT CURRENT-MODE FOLDING AND INTERPOLATING CMOS A/D CONVERTER USING AN ARITHMRTIC FUNCTIONALITY” Proc. 43rd IEEE Midwest Symp. on Circuits and Systems, Lansing MI, Aug 8-11,2000
[19] K. L. Lin, T. van den Boom, N. Stevanovic, J. Driesen, D. Hammerschmidt, and B. Hosticka, “A BACK DESIGN GUIDE FOR CMOS FOLDING AND INTERPOLATING A/D CONVERTERS-OVERVIEW AND CASE STUDY,” Electronics, Circuits and Systems, 1999. Proceedings of ICECS ''99. The 6th IEEE International Conference NO. Volume: 1, 5-8 Sept. 1999
[20] W. Guo, R. J. Huber, K. F. Smith, ”A CURRENT STEERING CMOS FOLDING AMPLIFIER” Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium NO. Volume: 3, 26-29 May 2002
[21] Y. Li, Member, IEEE and S. S. Edgar, Fellow, IEEE, “A Wide Input Bandwidth 7-bit 300-MSample/s Folding and Current-Mode Interpolating ADC” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO.8 AUGUST 2003.
[22] X. Jiang, Y. Wang and A. N. Willson Jr. “A 200MHz 6-BIT FOLDING AND INTERPOLATING ADC IN 0.5-um CMOS,” Circuits and Systems, 1998. ISCAS''98. Proceedings of the 1998 IEEE International Symposium on, Volume: 1, 31 May-3, June 1998
[23] G.. W. Venes, et al “An 80-MHz, 80mW, 8-b CMOS Folding A/D Converter with Distributed Track-and-Hold Preprocessing” IEEE J. of SSC, 32, 12, 1996, pp1846-1853
[24] X. Guo, C. Chen and J. Ren “An 8-bit 125MHz Folding and Interpolating Analog-to-Digital Converter,” ASIC, 2001.Proceedings. 4th International Conference on, 23-25 Oct. 2001
[25] A. Pierazzi and A. Boni “DESIGN ISSUES FOR A HIGH FERQUENCY, 0.35UM, 3.3V CMOS FOLDING A/D CINVERTER” Advanced A/D and D/A Conversion Techniques and their Application, 27-28 July 1999 Conference Publication No. 466
[26] P. Vorenkamp, Member, IEEE, and R. Roovers, Member, IEEE “A 12-b, 60-MSample/s Cascaded Folding and Interpolating ADC” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL 32, NO. 12, DECEMBER 1997
[27] M. J. Choe, Member, IEEE, B. S. Song, Fellow, IEEE, and K. Bacrania, Member, IEEE ”An 8-b 100-MSample/s CMOS Pipelined Folding ADC” IEEE JOURANL OF SOLID-STATE CIRCURTS, VOL. 36, NO. 2, FEBRUARY 2001
[28] R. T. Silva, J. R. Fernandes “A LOW-POWER CMOS FOLDING AND
INTERPOLATION A/D CONVERTRER WITH ERROR CORRECTION” Circuits and Systems, 2003. ISCAS ''03. Proceedings of the 2003 International Symposium on, Volume: 1, 25-28 May 2003
[29] Y. Li and S. S. Edgar, “Current Mirror Based Folding Amplifier” Proc.43rd IEEE Midwest Symp. on Circuits and Systems, Lansing MI, Aug 8-11, 2000
[30] J. van Valburg and R. J. van de Plassche, “An 8-b 650-MHz Folding ADC,” IEEE JOURNAL OF SOLID-STATE CIRCUITS. VOL. 27, NO. 12, DECEMBER 1992
[31] A.R. Nabavi and K. Dabbagh, “A 10-bit, 20Ms/s, 22mW Folding and Interpolating CMOS ADC” Microelectronics, 2000. ICM 2000. Proceedings of the 12th International Conference on, 31 Oct.-2 Nov. 2000
[32] J. D. B. Soldera and N. Oki, “A High Speed 3.3V Current Mode CMOS Comparators with 10-b Resolution” Proc. 43rd IEEE Midwest Symp. on Circuits and Systems, Lansing MI, Aug 8-11,2000
[33] G.. Y. Yin, F. Op’t Eynde, and W. Sansen, “A High-Speed CMOS Comparator with 8-bit Resolution” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 27. NO. 2, FEBRUARY 1992
[34] M. P. Flynn and D. J. Allstot, “CMOS Folding A/D Converters with Current-Mode Interpolation” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 31, NO. 9, SEPTEMBER 1996
[35] S. C. Heo, Y. C. Jang, S. H. Park, H. J. Park “AN 8-BIT 200MS/s CMOS FOLDING/INTERPOLATING ADC WITH A REDRCED NUMBER OF PREAMPLIFIERS USING AN AVERAGING TECHNIQUE”ASIC/SOC Conference, 2002. 15th Annual IEEE International, 25-28 Sept. 2002
[36] S. Kim and M. Song “AN 8-BIT 200MSPS CMOS A/D CONVERTER FOR ANALOG INTERFACE MODULE OF TFT-LCD DRIVER” Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on, Volume: 1 , 6-9 May 2001
[37] T. H. Kim, J. J. Sung, S. H. K, W. Joo, S. B. You and S. Kim “A 10-bit, 40Msamples/s Cascading Folding & Interpolating A/D Converter with Wide Range Error Correction” ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on , 28-30 Aug. 2000
QRCODE
 
 
 
 
 
                                                                                                                                                                                                                                                                                                                                                                                                               
第一頁 上一頁 下一頁 最後一頁 top